| [1] | Khalid H. Abed and R. E. Siferd. CMOS VLSI Implementation of
a Low-Power Logarithmic Converter. IEEE Transactions on
Computers, 52(11):1421-1433, Nov. 2003. [ bib ] |
| [2] | Khalid H. Abed and R. E. Siferd. VLSI Implementation of a
Low-Power Antilogarithmic Converter. IEEE Transactions on
Computers, 52(9):1221-1228, Sept. 2003. [ bib ] |
| [3] | Khalid H. Abed and R. E. Siferd. CMOS VLSI Implementation of
16-bit Logarithm and Anti-logarithm Converters. In Proceedings of the
43rd IEEE Midwest Circuits and Systems, 2000,
volume 2, pages 776-779, Aug. 2000. [ bib ] |
| [4] | Nacer Abouchi and Romuald Gallorini. Exponential and Logarithmic
Functions Using Standard CMOS 0.8 um Technology. Analog Integrated
Circuits and Signal Processing, 27(1):73-83, Apr. 2001. [ bib ] |
| [5] | Nacer Abouchi, Romuald Gallorini, and C. Ruby. Exponential and
logarithmic functions using standard CMOS 0.8 um technology. In
Proceedings of the 6th IEEE International Conference on
Electronics, Circuits and Systems (ICECS'99), volume 1, pages
189-192, Pafos, Cyprus, 5-8 Sept. 1999. [ bib ] |
| [6] | F. Albu, Jiri Kadlec, Nick Coleman, and Anthony Fagan. The
Gauss-Seidel Fast Affine Projection Algorithm. In Proceedings of the
IEEE IEEE Workshop on Signal Processing Systems (SIPS '02), pages
109-114, San Diego, 16-18 Oct. 2002. [ bib ] |
| [7] | F. Albu, C. Paleologu, and S. Ciochina. Analysis of LNS
Implementation of the QRD-LSL Algorithms. In Proceedings of
International Symposium on Communications Systems, Networks and Digital
Signal Processing (CSNDSP'02), pages 364-367, Staffordshire, UK,
15-17 July 2002. [ bib ] |
| [8] | F. Albu, J. Kadlec, A. Fagan, A. Hermanek, and
N. Coleman. Analysis of the LNS Implementation of the Fast Affine
Projection Algorithms. In Proceedings of ISSC 2002, pages
251-255, Cork, Ireland, June 2002. [ bib ] |
| [9] | F. Albu, Jiri Kadlec, Nick Coleman, and Anthony Fagan. Pipelined
Implementations of the A Priori Error-Feedback LSL Algorithm Using
Logarithmic Number System. In Proceedings of the IEEE International
Conference on Acoustics, Speech, and Signal Processing, 2002,
volume 3, pages 2681-2684, Orlando, Florida, 13-17 May 2002. [ bib ] |
| [10] | Felix Albu, Jiri Kadlec, and J. Nick Coleman. Implementation of
Error-Feedback RLS Lattice on Virtex Using Logarithmic Arithmetic.
Research report, Academy of Sciences of the Czech Republic, Institute of
Information Theory and Automation, Prague, 2001. [ bib ] |
| [11] | Felix Albu, Jiri Kadlec, and J. N. Coleman. Implementation of
Error-Feedback RLS Lattice on Virtex Using Logarithmic Arithmetic. In
5th WSES Multiconference on Circuits, Systems,
Communications & Computers (CSCC 2001), pages 517-521, Rethymno,
Greece, 2001. [ bib ] |
| [12] | Felix Albu, Jiri Kadlec, R. Matousek, A. Hermanek, and
J. Nick Coleman. A Comparison of FPGA Implementations of the a Priori
Error-Feedback LSL Algorithm Using Logarithmic Arithmetic. Research
report, Academy of Sciences of the Czech Republic, Institute of
Information Theory and Automation, Prague, 2001. [ bib ] |
| [13] | M. H. Andoyer. Tables fondamentales pour les logarithmes
d'addition et de soustraction. In Bulletin Astronomique,
volume 2, pages 5-32, 1922. [ bib ] |
| [14] | Mark G. Arnold. A RISC Processor with Redundant LNS Instructions.
In EuroMicro Digital System Design DSD, pages 475-482, Dubrovnik,
Croatia, Aug.-1 Sept. 2006. [ bib ] |
| [15] | Mark G. Arnold. Approximating Trigonmetric Functions with the
Laws of Sines and Cosines Using the Logarithmic Number System. In
EuroMicro Symposium on Digital Systems Design, pages 48-53,
Porto, Portugal, Aug. 30 - Sept. 3 2005. [ bib ] |
| [16] | Mark G. Arnold and P. Leong. Logarithmic Arithmetic for
N-body Simulation. In Proceedings of the Work- in-Progress Session of
31th EuroMicro Conference, Porto, Porgugal, pages 24-25, Porto,
Portugal, Sept. 3 2005. [ bib ] |
| [17] | Mark G. Arnold. The Residue Logarithmic Number System: Theory and
Implementation. In 17th International Symposium on Computer
Arithmetic, pages 196-205, Cape Code, MA, 27-29 June 2005. [ bib ] |
| [18] | Mark G. Arnold. LPVIP: A Low-power ROM-Less ALU for Low-Precision
LNS. In 14th International Workshop on Power and Timing
Modeling, Optimization and Simulation LNCS 3254, pages 675-684,
Santorini, Greece, 15-17 Sept. 2004. [ bib ] |
| [19] | Mark G. Arnold. Redundant logarithmic arithmetic for MPEG
decoding. In International Symposium on Optical Science SPIE Annual
Meeting 2004, Denver, Colorado, 2-6 Aug. 2004. [ bib ] |
| [20] | M. G. Arnold. Geometric-Mean Interpolation for Logarithmic Number
Systems. In Proceedings of the 2004 International Symposium on
Circuits and Systems (ISCAS'04), volume 2, pages 433-436,
Vancouver, Canada, 23-26 May 2004. [ bib ] |
| [21] | M. Arnold, T. Bailey, J. Cowles, and C. Walter.
Fast Fourier Transform Using the Complex Logarithmic Number System.
Journal of VLSI Signal Processing, 33(3):325-335, 2003. [ bib ] |
| [22] | M. G. Arnold, J. Garcia, and M. Schulte. The Interval
Logarithmic Number System. In 16th IEEE International
Symposium on Computer Arithmetic(ARITH-16'03), pages 253-261,
Santiago de Compostela, Spain, 15-18 June 2003. [ bib ] |
| [23] | Mark Arnold. Asymmetric and Compressed Logarithmic Number Systems for
a Multimedia Coprocessor. In Proceedins of the 37th
Asilomar Conference on Signals, Systems, and Computers, pages
1426-1430, Pacific Grove CA, 9-12 Nov. 2003. [ bib ] |
| [24] | Mark Arnold. A VLIW Architecture for Logarithmic Arithmetic. In
Proceedings of the EuroMicro Digital System Design (DSD'03),
pages 294-302, Antalya, Turkey, 1-6 Sept. 2003. [ bib ] |
| [25] | Mark G. Arnold. Iterative Methods for Logarithmic Subtraction. In
The IEEE International Conference on Application-Specific Systems,
Architectures, and Processors (ASAP'03), pages 315-325, Hague,
Netherlands, 24-26 June 2003. [ bib ] |
| [26] | Mark G. Arnold. Avoiding Oddification to Simplify MPEG-1 Decoding
with LNS. In IEEE International Workshop on Multimedia Signal
Processing, St. Thomas, Virgin Islands, Dec. 2002. [ bib ] |
| [27] | M. Arnold, T. Bailey, J. Cowles, and J. Cupal.
Error Analysis of the Kmetz/Maenner Algorithm. Journal of VLSI Signal
Processing, 33:37-53, Oct. 2002. [ bib ] |
| [28] | Mark G. Arnold. LNS for Low-Power MPEG Decoding. In
Proceedings of SPIE Advanced Signal Processing Algorithms,
Architectures, and Implementations XII, volume 4791, pages 369-380,
Seattle, Washington, 9-1 July 2002. [ bib ] |
| [29] | Mark G. Arnold. Reduced Power Consumption for MPEG Decoding with
LNS. In The IEEE International Conference on Application-Specific
Systems, Architectures, and Processors (ASAP'02), pages 65-75, San
Jose, CA, 17-19 July 2002. [ bib ] |
| [30] | Mark G. Arnold. Logarithmic Number Systems for MPEG and
Multimedia Applications. PhD thesis, University of Manchester
Institute of Science and Technology, 2002. [ bib ] |
| [31] | Mark G. Arnold. An Improved Cotransformation for Logarithmic
Subtraction. In Proceedings of the International Symposium on Circuits
and Systems (ISCAS'02), pages 752-755, Scottsdale, Arizona, 26-29 May
2002. [ bib ] |
| [32] | Mark G. Arnold. Slide Rules for the 21st Century:
Logarithmic Arithmetic as a High-speed, Low-cost, Low-power Alternative to
Fixed Point Arithmetic. In Second Online Symposium for Electronics
Engineers, 2001. [ bib ] |
| [33] | Mark G. Arnold, Thomas A. Bailey, John R. Cowles, and
Colin Walter. Analysis of Complex LNS FFTs. In Francky Catthoor and Marc
Moonen, editors, Proceedings of Signal Processing Systems SIPS 2001:
Design and Implementation, pages 58-69, Antwerp, Belgium, 26-28 Sept.
2001. IEEE Press. [ bib ] |
| [34] | Mark G. Arnold. Design of a Faithful LNS Interpolator. In
Proceedings of the EuroMicro Digital System Design (DSD'01),
pages 336-345, Warsaw, Poland, 4-6 Sept. 2001. [ bib ] |
| [35] | Mark G. Arnold and Mark D. Winkel. A Single-Multiplier
Quadratic Interpolator for LNS Arithmetic. In Proceedings of the 2001
International Conference on Computer Design (ICCD'01), pages 178-183,
Austin, Texas, 23-26 Sept. 2001. [ bib ] |
| [36] | M. Arnold and M. Winkel. Reconfiguring an FPGA-based RISC
for LNS Arithmetic. In Reconfigureable Technology: FPGAs and
Reconfigurable Processors for Computing and Communications III,Proceedings
of SPIE, volume 4525, pages 88-98, Denver, 21-22 Aug. 2001. [ bib ] |
| [37] | Mark G. Anold and C. Walter. Unrestricted Faithful Rounding
is Good Enough for Some LNS Applications. In Proceedings of the
15th International Symposium on Computer Arithmetic, pages
237-246, Vail, Colorado, 11-13 June 2001. [ bib ] |
| [38] | Mark G. Arnold. A Pipelined LNS ALU. In IEEE Workshop on
VLSI, Orlando, Florida, 19-20 April 2001. [ bib ] |
| [39] | Mark Arnold, Colin Walter, and Freddy Engineer. Verilog Transcendental
Functions for Numerical Testbenches. In Proceedings of the
10th International HDL Conference, Santa Clara,
California, 1 March 2001. [ bib ] |
| [40] | M. G. Arnold, F. N. Engineer, and M. D. Winkel. AWE:
The ARM Workalike Experiment. In WESTCON, San Jose, California,
21 Oct. 1999. www.cs.uwyo.edu/~marnold/awe.html. [ bib ] |
| [41] | M. G. Arnold, T. A. Bailey, J. R. Cowles, and
M. D. Winkel. Arithmetic Co-transformations in the Real and Complex
Logarithmic Number Systems. IEEE Transactions on Computers,
47(7):777-786, July 1998. [ bib ] |
| [42] | M. G. Arnold, T. A. Bailey, J. R. Cowles, and
M. D. Winkel. Arithmetic Co-transformations in the Real and Complex
Logarithmic Number Systems. In Proceedings of the 13th IEEE
Symposium on Computer Arithmetic(ARITH-13'97), pages 190-197,
Asilomar, California, 6-9 July 1997. [ bib ] |
| [43] | M. G. Arnold, T. A. Bailey, J. J. Cupal, and M. D.
Winkel. On the Cost Effectiveness of Logarithmic Arithmetic for
Back-Propagation Training on SIMD Processors. In Proceedings of the
1997 International Conference on Neural Networks, volume 2,
pages 933-936, Houston, Texas, 9-12 June 1997. [ bib ] |
| [44] | M. G. Arnold. Method and Apparatus for Fast Logarithmic Addition
and Subtraction. United States Patent 5,337,266, 9 Aug. 1994. [ bib ] |
| [45] | M. G. Arnold, T. A. Bailey, J. R. Cowles, and
M. D. Winkel. Applying Features of IEEE 754 to Sign/Logarithm
Arithmetic. IEEE Transactions on Computers, 41(8):1040-1050, Aug.
1992. [ bib ] |
| [46] | M. Arnold, T. Bailey, and J. Cowles. Comments on `An
Architecture for Addition and Subtraction of Long Word Length Numbers in
the Logarithmic Number System'. IEEE Transactions on Computers,
41(6):786-788, June 1992. [ bib ] |
| [47] | M. Arnold, T. Bailey, J. Cowles, and J. Cupal.
Initializing RAM-based Logarithmic Processors. Journal of VLSI Signal
Processing, 4(2-3):243-252, May 1992. [ bib ] |
| [48] | M. Arnold, T. Bailey, J. Cowles, and J. Cupal.
Implementing Back-Propagation Neural Nets with Logarithmic Arithmetic. In
Proceedings of the International AMSE Conference Neural Networks,
volume 1, pages 75-86, San Diego, California, May 1991. [ bib ] |
| [49] | M. G. Arnold, T. A. Bailey, J. R. Cowles, and
J. J. Cupal. Redundant Logarithmic Arithmetic. IEEE Transactions
on Computers, 39(8):1077-1086, Aug. 1990. [ bib ] |
| [50] | M. Arnold, T. Bailey, J. Cowles, and J. Cupal.
Redundant Logarithmic Number Systems. In Proceedings of the
9th Symposium on Computer Arithmetic, pages 144-157, Santa
Monica, CA, 6-8 Sept. 1989. [ bib ] |
| [51] | M. G. Arnold, T. A. Bailey, and J. R. Cowles. Improved
Accuracy for Logarithmic Addition in DSP Applications. In Proceedings
of the IEEE International Conference on Acoustics, Speech, Signal
Processing, volume 3, pages 1714-1717, 1988. [ bib ] |
| [52] | Mark G. Arnold. Extending the Precision of the Sign Logarithm
Number System. Master's thesis, University of Wyoming, Laramie, 1982. [ bib ] |
| [53] | P. W. Baker. More Efficient Radix-2 Algorithms for Some
Elementary Functions. IEEE Transactions on Computers,
24:1049-1054, Nov. 1975. [ bib ] |
| [54] | E. H. Bareiss and A. A. Grau. Basics of the CRD Computer.
ERDA Report COO-2280-25, Northwestern University, Aug. 1977. [ bib ] |
| [55] | J. L. Barlow. On Roundoff Error Distributions in Floating Point
and Logarithmetic Arithmetic. Computing, 34(4):325-347, Oct.
1985. [ bib ] |
| [56] | J. L. Barlow. Probabilistic Error Analysis of Gaussian
Elimination in Floating Point and Logarithmic Arithmetic.
Computing, 34(4):349-364, Oct. 1985. [ bib ] |
| [57] | J. L. Barlow. Probabilistic Error Analysis of Floating Point
and CRD Arithmetics. PhD thesis, Northwestern University, Evanston,
Illinois,, 1981. [ bib ] |
| [58] | J. L. Barlow. Probabilistic Error Analysis of Computer
Arithmetics. Master's thesis, Northwestern University, Evanston, Illinois,
1979. [ bib ] |
| [59] | A. Bechtolsheim and T. Gross. The Implementation of Addition
in Logarithmic Arithmetic. In R. Lyon A. Bell, L. Conway
and M. Newell, editors, Proceedings of the MPC79 Multi-University
Chip Set Project, Xerox PARC Report, 15 March 1980. [ bib ] |
| [60] | A. Bechtolsheim and T. Gross. The Implementation of Addition
in Logarithmic Arithmetic. unpublished paper, Computer Systems Lab,
Stanford University, 1980. [ bib ] |
| [61] | R. W. Bemer. Subroutine Method for Calculating Logarithms.
Communications of the ACM, 1(5):5-7, 1958. [ bib ] |
| [62] | F. Berens, A. Worm, H. Michel, and N Wehn.
Implementation Aspects of Turbo-Decoders for Future Radio Applications. In
Proceedings of the IEEE Vehicular Technology Conference (VTC) Fall
1999, volume 5, pages 2601-2605, Amsterdam, Sept. 1999. [ bib ] |
| [63] | Leonidas Bleris, Mayuresh V. Kothare, Jesus Garcia, and
Mark G. Arnold. Embedded Model Predictive Control for
System-On-a-Chip Applications. In Proceedings of the 7th
International Symposium on Dynamics and Control of Process Systems,
Boston, July 2004. [ bib ] |
| [64] | G. E. Bottomley, R. Ramesh, P. W. Dent, and
S. Chennakeshu. Despreading of Direct Sequence Spread Spectrum
Communications Signals. U.S. Patent 6,005,887, 21 Dec. 1999. Assigned to
Ericsson. [ bib ] |
| [65] | E. Boutillon, W. J. Gross, and G. Gulak. VLSI
Architectures for the MAP Algorithm. IEEE Transactions on
Communications, 51(2):175-185, Feb. 2003. [ bib ] |
| [66] | I. F. Numerisches Rechnen. pp. 1018-1020. [ bib ] |
| [67] | W. Dyck. Katalog mathem. Nachtrag, Munich, pp. 40, 1893. [ bib ] |
| [68] | R. Brent. On the Precision Attainable with Various Floating-Point
Number Systems. IEEE Transactions on Computers, C-22(6):601-607,
June 1973. [ bib ] |
| [69] | T. A. Brubaker and J. C. Becker. Multiplication Using
Logarithms Implemented with Read-Only Memory. IEEE Transactions on
Computers, 24(8):761-765, Aug. 1975. [ bib ] |
| [70] | T. A. Brubaker. Multiplication Using Logarithmic Arithmetic.
Electronic Letters, 7:56-58:215-217, 1971. [ bib ] |
| [71] | D. Cantor, G. Estrin, and R. Turn. Logarithm and
Exponential Function Evaluation in a Variable Structure Digital Computer.
IRE Transactions on Compututers, pages 155-164, April 1962. [ bib ] |
| [72] | Roger Chamberlain, Eric Hemmeter, Robert Morley, and Jason White.
Modeling the Power Consumption of Audio Signal Processing Computations
Using Customized Numerical Representations. In Proceedings of the
36th Annual Simulation Symposium, pages 249-255, Orlando,
Florida, 30 March - 2 April 2003.
http://www.ccrc.wustl.edu/~roger/papers/chmw03.pdf. [ bib ] |
| [73] | Roger Chamberlain, Yen Hsiang Chew, Varuna DeAlwis,
John Lockwood Eric Hemmeter, Robert Morley, Ed Richter,
Jason White, and Huakai Zhang. Power Consumption of Customized Numerical
Representations for Audio Signal Processing. In 6th High
Performance Embedded Computing Workshop, Sept. 2002.
www.ccrc.wustl.edu/~roger/papers/ccdhlmrwz02b.pdf. [ bib ] |
| [74] | Roger Chamberlain, Yen Hsiang Chew, Varuna DeAlwis, Eric
Hemmeter, John Lockwood, Robert Morley, Ed Richter, Jason White, and
Huakai Zhang. Novel Numerical Representations for Low-Power Audio Signal
Processing. In International Hearing Aid Research Conference,
Aug. 2002. www.ccrc.wustl.edu/~roger/papers/ccdhlmrwz02.pdf. [ bib ] |
| [75] | D. V. Chandra. Error Analysis of FIR Filters Implemented Using
Logarithmic Arithmetic. IEEE Circuits and Systems: Analog and Digital
Signal Processing, 45(6):744-747, June 1998. [ bib ] |
| [76] | D. V. Chandra. Accumulation of Coefficient Roundoff Error in Fast
Fourier Transforms Implemented with Logarithmic Number System. IEEE
Transactions on Acoustics, Speech, and Signal Processing,
35(11):1633-1636, Nov. 1987. [ bib ] |
| [77] | D. V. Chandra, V. P. Nelson, and S. A. Stark.
Distributed Logarithmic FFT Processor. In Proceedings of Southeastcon
'81, pages 210-214, 5-8 April 1981. [ bib ] |
| [78] | Chichyang Chen and Rui Lin Chen. Performance-Improved Computation
of Very Large Word-Length LNS Addition/Subtraction Using Signed-Digit
Arithmetic. In Proceedings of the IEEE International Conference on
Application-Specific Systems, Architectures, and Processors
(ASAP'03), pages 337-347, The Hague, The Netherlands, 24-26 June
2003. [ bib ] |
| [79] | C. Chen and C. H. Yang. Pipelined Computation of Very Large
Word-Length LNS Addition / Subtraction with Polynomial Hardware Cost.
IEEE Transactions on Computers, 47(9):716-726, July 2000. [ bib ] |
| [80] | C. Chen and C. H. Yang. Pipelined Computation of LNS
Addition/Subtraction with Very Small Lookup Tables. In Proceedings of
the International Conference on Computer Design, pages 292-297, 5-7
Oct. 1998. [ bib ] |
| [81] | C. C. Chen and Y. Y. Chen. Error Analysis of DCT Algorithms
in Floating Point and Logarithmic Number Systems. In 9th
VLSI Design / CAD Symposium, pages 313-316, Nan-Tow, Taiwan,
1998. [ bib ] |
| [82] | C. Chen. Design and Implementation of a Pipelined and Small
Lookup Table LNS Addition / Subtraction Unit with FPGAs, Aug. 1998. [ bib ] |
| [83] | J. M. Chen, T. P. Lin, S. S. Wang, J. Wu, and
J. C. Liu. IIR Filter Design Based on Finite State Machine with LNS
Method. In NSCSP, pages 35-44, Taiwan, Dec. 1987. [ bib ] |
| [84] | T. C. Chen. Automatic Computation of Exponentials, Logarithms,
Ratios and Square Root. IBM Journal of Research and Development,
pages 380-388, July 1972. [ bib ] |
| [85] | T. C. Chen. Binary Arithmetic Unit Implementing a Multiplicative
Steration for the Exponential, Logarithm, Quotient and Square Root
Functions. U.S. Patent, 3,631,230, 28 Dec. 1971. Assigned to IBM. [ bib ] |
| [86] | E. I. Chester and J. N. Coleman. Matrix Engine for Signal
Processing Applications Using the Logarithmic Number System. In
Proceedings of the IEEE International Conference on
Application-Specific Systems, Architectures and Processors, pages
315-324, San Jose, 17-19 July 2002. [ bib ] |
| [87] | E. I. Chester. Online Function Evaluation and Unconventional
Computation, or 'State of the Art Computer Arithmetic without the Maths'.
In Postgrad Conference. University of Newcastle, Jan. 2000. [ bib ] |
| [88] | E. I. Chester and J. N. Coleman. Development of a 32b Real
Arithmetic Core for DSP and Graphics. In Proceedings IEEE/IoP PREP99
Conference, Jan. 1999. [ bib ] |
| [89] | E. I. Chester. Design of a 32-bit Logarithmic Arithmetic Logic
Unit. Master's thesis, University of Newcastle upon Tyne, Sept. 1996. [ bib ] |
| [90] | K. H. Cho. Design of a 40 Digit On-Line Addition Unit in
Logarithmic Number System. Journal of the Chinese Institute of
Electrical Engineering, 4(4):275-290, 1997. [ bib ] |
| [91] | C. W. Clenshaw and F. W. J. Olver. Beyond Floating
Point. Journal of the ACM, 31(2):319-328, April 1984. [ bib ] |
| [92] | B. Cohn. Tables of Addition and Subtraction Logarithms with Six
Decimals. 2nd ed., Scientific Computing Service Ltd.,
1939. [ bib ] |
| [93] | J. N. Coleman. Logarithmetic Arithmetic System. Patent ID #
N21TT2399, Publication # WO9959050, Submitted 29-Aug-02 University of
Newcastle. This reference has been placed here because it is probably
related to the HSLA project that J. N. Coleman is leading at the
University of Newcastle. For more information see
http://webdb2.patent.gov.uk/auril/results.asp?searchtext=
N21TT2399&source=browse . [ bib ] |
| [94] | J. N. Coleman, C. I. Softley, J. Kadlec,
R. Matousek, M. Licko, Z. Pohl, and A. Hermanek. The
European Logarithmic Microprocessor - a QR RLS Application. In
Proceedings 35th IEEE Asilomar Conference on Signals,
Systems and Computer, volume 1, pages 155-159, Asilomar, 4-7
Nov. 2001. [ bib ] |
| [95] | J. N.Coleman and J. Kadlec. Extended Precision Logarithmic
Arithmetic,. In Proceedings 34th IEEE Asilomar Conference
on Signals, Systems and Computers, volume 1, pages 124 - 129,
Asilomar, 29 Oct.- 1 Nov. 2000. [ bib ] |
| [96] | J. N. Coleman, E. I. Chester, C. I. Softley, and
J. Kadlec. Correction to ``Arithmetic on the European Logarithmic
Microprocessor. \newblock {\em IEEE Transactions on Computers},
49(10):1152, Oct. 2000. [ bib ] |
| [97] | J. N. Coleman, E. I. Chester, C. I. Softley, and
J. Kadlec. Arithmetic on the European Logarithmic Microprocessor.
IEEE Transactions on Computers, 49(7):702-715, July 2000. [ bib ] |
| [98] | J. N. Coleman and E. I. Chester. A 32 Bit Logarithmic Number
System Processor and its Performance Compared to Floating Point. In
14th IEEE Symposium on Computer Arithmetic, pages
142-152, Adelaide, Australia, 14-16 April 1999.
napier.ncl.ac.uk/HSLA/Docs/arith14paper.pdf. [ bib ] |
| [99] | J. N. Coleman. Esprit Project 33544 - HSLA, Open LTR -
2nd phase, A High Speed Logarithmic Arithmetic Unit, Jan. 1999.
This is a grant proposal that outlines a three year research project that
is presently underway at the University of Newcastle to create a
commercial grade LNS microprocessor and LNS ASIC cells. For more
information, refer to http://www.cordis.lu/esprit/src/23544.htm. [ bib ] |
| [100] | J. N. Coleman. Esprit Project 23544 - HSLA, Open LTR -
1st phase, A High Speed Logarithmic Arithmetic Unit, May 1997.
This is a grant proposal that outlines research conducted at the
University of Newcastle upon Tyne. For more information, refer to
www.cordis.lu/esprit/src/23544.htm. [ bib ] |
| [101] | J. N. Coleman. Errata for ``Simplification of the Table Structure
in Logarithmic Arithmetic. \newblock {\em IEE Electronic Letters},
(22):2103, 1996. [ bib ] |
| [102] | J. N. Coleman. Simplification of Table Structure in Logarithmic
Arithmetic. IEE Electronic Letters, 31(22):1905-1906, 26 Oct.
1995. [ bib ] |
| [103] | Sylvain Collange, Florent de Dinechin, and Jeremie Detrey.
Floating Point or LNS: Chosing the Right Arithmetic on an Application
Basis. In EuroMicro Digital System Design DSD 2006, pages
197-203, Dubrovnik, Croatia, Aug. - 1 Sept. 2006. [ bib ] |
| [104] | M. Combet, H. Van Zonneveld, and L. Verbeek.
Computation of the Base Two Logarithm of Binary Numbers. IEEE
Transactions on Electronic Computers, EC-14(6):863-867, Dec.
1965. [ bib ] |
| [105] | S. Daniel, S. Ma, K. Warble, S. Pan, and
S. Wang. Method and Apparatus for Producing Wide Null Antenna
Patterns, 9 May 2000. U.S. Patent 6,061,023. Assigned to Motorola. This
patent describes how a special logarithmic DSP processor can be used to do
``beam forming associated with communication satellites. It is
conjectured that this technology was developed for the Iridium satellite
system. [ bib ] |
| [106] | D. Das, K. Mukhopadhyaya, and B. P. Sinha.
Implementation of Four Common Functions on an LNS Co-Processor. IEEE
Transactions on Computers, 44(1):155-161, Jan. 1995. [ bib ] |
| [107] | D. DeGryse and B. Guerin. A Logarithmic Transcoder. IEEE
Transactions on Computers, C-21(11):1165-1168, 1972. [ bib ] |
| [108] | J. Detrey and Florent de Dinechin. A VHDL Library of LNS
Operations. In 37th Asilomar Conference on Signals,
Systems, and Computers, volume 2, pages 2227-2231, Pacific
Grove, CA, 9-12 Nov. 2003. www.ens-lyon.fr/LIP/Arenaire
http://perso.ens-lyon.fr/jeremie.detrey/FPLibrary/. [ bib ] |
| [109] | K. Dillon. Decibel Addition Circuit, 1981. U.S. Patent 4,290,111,
Sep. 15, 1981. Assigned to Singer Co. [ bib ] |
| [110] | Vassil S. Dimitrov and G. A. Jullien. Loading the Bases: A
New Number Representation with Applications. IEEE Circuits and Systems
Magazine, 3(2):6-23, 2003. [ bib ] |
| [111] | V. Dimitrov andG. Jullien and K. Walus. Digital Filtering
Using the Multidimensional Logarithmic Number System. In Proceedings
of SPIE: Advanced Signal Processing Algorithms, Architectures, and
Implementations XII, volume 4791, pages 412-423, Seattle, Dec.
2002. [ bib ] |
| [112] | V. S. Dimitrov, J. Eskritt, L. Imbert, G. A.
Jullien, and W. C. Miller. The Use of the Multi-Dimensional
Logarithmic Number System in DSP Applications. In Proceedings of the
15th IEEE Symposium on Computer Arithmetic, pages 247-254,
Vail, CO, June 2001. [ bib ] |
| [113] | V. S. Dimitrov, G. A. Jullien, and W. C. Miller. Theory
and Applications of the Double-Base Number System. IEEE Transactions
on Computers, 48(10):1098-1106, Oct. 1999. [ bib ] |
| [114] | V. S. Dimitrov, G. A. Jullien, and W. C. Miller. Theory
and Applications for a Double-Base Number System. In Proceedings of
13th IEEE Symposium on Computer Arithmetic (ARITH'97),
pages 44-51, Asilomar, CA, 6-9 March 1997. [ bib ] |
| [115] | Vassil S. Dimitrov, Sadeghi Emamchaie Saeid, Graham A.
Jullien, and W. C. Miller. A Near Canonic Double-Based Number System
(DBNS) with Applications in Digital Signal Processing. In Proceedings
SPIE Conference on Advanced Signal Processing, volume 2846, pages
14-16, 2-4 August 1996. [ bib ] |
| [116] | Florent de Dinechin and Arnaud Tisserand. Multipartite table
methods. Multipartite Table Methods, 54(3):319-330, March
2005. [ bib ] |
| [117] | Florent de Dinechin and Arnaud Tisserand. Some Improvements on
Multipartite Table Methods. In Proceedings of the 15th Symposium on
Computer Arithmetic, pages 128-135, Vail, Colorado, 2001. [ bib ] |
| [118] | E. J. Duke. RC Logarithmic Analog-to-Digital (LAD) Conversion.
IEEE Transactions on Instrumentation and Measurement, pages
74-76, Feb. 1971. [ bib ] |
| [119] | David Eadie, Fergal Shevlin, and Andy Nisbet. Correction of Geometric
Image Distortion Using FPGAs. In Optical Metrology, Imaging, and
Machine Vision Conference, SPIE-Int'l Society for Optical
Engineering, volume 4877, 5-6 Sept. 2002.
citeseer.ist.psu.edu/531765.html. [ bib ] |
| [120] | T. Ebisuzaki, J. Makino, T. Fukushige, M. Taiji,
D. Sugimoto, T. Ito, and S. K. Okumura. GRAPE Project: An
Overview. PASJ: Publ. Astron. Soc. Japan, (45):269-278,
1993. [ bib ] |
| [121] | A. D. Edgar and S. C. Lee. FOCUS Microcomputer Number
System. Communications of the ACM, 22(3):166-177, March 1979.
url:portal.acm.org/ft_gateway.cfm?id=359085&type=pdf. [ bib ] |
| [122] | ``Logarithms,'' Encyclopedia Britannica, vol. 31, pp. 290,
1964. [ bib ] |
| [123] | A. M. Engebretson, R. E. Morley, Jr., G. L. Engel, and
M. P. O'Connell. The Development of Devices for the Hearing-Impaired,
A Progress Report: Part 1. In Proceedings of the IEEE ASSP Workshop on
Applications of Signal Processing to Audio and Acoustics, New Paltz,
New York, 15-17 Sep. 1986. [ bib ] |
| [124] | A. M. Engebretson, R. E. Morley, Jr., G. L. Engel, and
M. P. O'Connell. The Development of Devices for the Hearing-Impaired,
A Progress Report: Part 2. In Proceedings of the IEEE ASSP Workshop on
Applications of Signal Processing to Audio and Acoustics, New Paltz,
New York, 15-17 Sep. 1986. [ bib ] |
| [125] | G. L. Engel. Switched-Capacitor Logarithmic DAC. Electronics
Letters, 35(2):111-112, 21 Jan. 1999. [ bib ] |
| [126] | G. L. Engel. Digital Hearing Aids. Report brief, Southern
Illinois University at Edwardsville, 11 Sep. 1998. url:
http://www.ee.siue.edu/~mentor/research/ANA.html. [ bib ] |
| [127] | G. L. Engel, R. E. Morley, Jr., S. W. Kwa, and
R. J. Fretz. Integrated Circuit Logarithmic Digital Quantizers with
Applications to Low-Power Data Interfaces for Speech Processing. In
K. Yao H. S. Moscovitz and R. Jain, editors, VLSI
Signal Processing IV. IEEE Press, 1990. url:
http://www.ee.siue.edu/~mentor/research/ANA.html. [ bib ] |
| [128] | J. A.Erfanian and S. Pasupathy. Low-Complexity Parallel
Structure Symbol-by-Symbol Detection for ISI Channels. In IEEE Pacific
Rim Conference on Communications, Computers, and Signal Processing,,
pages 350-353, 1-2 June 1989. [ bib ] |
| [129] | J. Eskritt, R. Muscedere, G. A. Jullien, V. S.
Dimitrov, and W. C. Miller. A 2-Digit DBNS Filter Architecture. In
2000 IEEE Workshop on Signal Processing Systems, pages 447-456,
11-13 Oct. 2000. [ bib ] |
| [130] | M. H. Etzel. Logarithmic Addition for Digital Signal Processing
Applications. In IEEE Intl. Symposium on Circuits and Systems,
pages 694-697, 1983. [ bib ] |
| [131] | D. L. Feucht. Logarithmic Addition for Digital Signal Processing
Applications. Journal of Forth Application and Research,
5(2):271-286, 1987. (Note: uses the term ``log-point'' to refer to
LNS.). [ bib ] |
| [132] | A. Fletcher, J. C. P. Miller, L. Rosenhead, and
L. J. Comrie. An Index of Mathematical Tables,
volume 1, pages 166-168. Addison-Wesley, Massachusetts, 1962. [ bib ] |
| [133] | J. Florence and R. Latham. Log Mixer Circuit, 1988. U.S.
Patent 4,734,875, March 29, 1988. Assigned to Singer Co. [ bib ] |
| [134] | J. Foerster, E. Green, S. Somayazulu, and
D. Leeper. Ultra-Wideband Technology for Short- or Medium-Range
Wireless Communications. Intel Technology Journal, pages 22-32,
2001. [ bib ] |
| [135] | F. Francesconi and F. Maloberti. A Low Power Logarithmic A/D
Converter. In Proceedings of IEEE International Symposium on Circuits
and System (ISCAS ‘96), volume 1, pages 473-476, Atlanta, USA,
12-15 May 1996. [ bib ] |
| [136] | The Freedom CPU is a collaborative effort to develop a microprocessor
that will be placed in the public domain. The draft specification includes
some LNS instructions. For more information, refer to the following URL:
http://f-cpu.tux.org/manual/part6.html#OptLNS. [ bib ] |
| [137] | M. L. Frey and F. J. Taylor. Table Reduction Technique for
Logarithmically Architected Digital Filters. IEEE Transactions on
Acoustics, Speech and Signal Processing, 33(3):718-719, June
1985. [ bib ] |
| [138] | T. Fukushige, T. Ito, J. Makino, T. Ebisuzak,
D. Sugimoto, and M. Umemura. GRAPE-1A: Special-Purpose Computer
for N-body Simulation with a Tree Code. Publ. Astron. Soc. Japan,
(43):841-858, 1991. [ bib ] |
| [139] | J. Furet, B. Jacquemin, and J Kaiser. Les techniques
numeriques dans le controle nucleaire des piles atomiques. Onde
Electrique, 44:758-763, July-Aug. 1964. [ bib ] |
| [140] | David Galloway, Paul Karchmer, Paul Chow, David Lewis, and Jonathan
Rose. The Transmogrifier: The University of Toronto Field Programmable
System. Technical report, University of Toronto, Toronto, Canada, 1994.
http://www.eecg.toronto.edu/~jayar/research/Transmogrifier1.pdf. [ bib ] |
| [141] | Jesus Garcia, Leonidas Bleris, Mark G. Arnold, and
Mayuresh V. Cothare. LNS Architectures for Embedded Model Predictive
Control Processors. In Proceedings of the 2004 International
Conference on Compilers, Architecture, and Synthesis for Embedded Systems
(CASES'04), pages 79-84, Washington DC, 22-25 Sept. 2004. [ bib ] |
| [142] | K. F. Gauss, Werke, vol. 8, pp. 121-128, 1900. [ bib ] |
| [143] | G. W. Gerrity. Computer Representation of Real Numbers. IEEE
Transactions on Computers, C-31(8):709-714, Aug. 1982. [ bib ] |
| [144] | A. Grau and E. Barreiss. Statistical Aspects of Machine
Rounding. ERDA Report C00-2280-34, U.S. Govt, Northwestern University,
Aug. 1977. [ bib ] |
| [145] | P. Gray. Tables and Formulae for the Computation of Life
Contingencies, page 154. Number 2. Charles & Edwin Layton,
London, 1870. [ bib ] |
| [146] | S. Gundelfinger. Zur Berechnung der Gausschen Logarithmen fur
Kliene Werthe von B resp. zugehorige Werthe von A. Journal fur die
reine und angewandte Mathematik, vol. 124:87-92, 1902. [ bib ] |
| [147] | S. Gundelfinger. Sechsstellige Gaussische und Siebenstellige
Gemeine Logarithmen. Verlag von Veit & Comp, Leipzig, 1902. [ bib ] |
| [148] | E. L. Hall, D. D. Lynch, and S. J. Dwyer III.
Generation of Products and Quotients Using Approximate Binary Logarithms
for Digital Filtering Applications. IEEE Transactions on Electronic
Computers, C-19:97-105, Feb. 1970. [ bib ] |
| [149] | H. Hanselmann. Implementation of Digital Controllers-a Survey.
Automatica, 23(1):7-32, 1987. [ bib ] |
| [150] | Michael Haselman, Michael Beauchamp, Aaron Wood, Scott Hauck, Keith
Underwood, and K. Scott Hemmert. A Comparison of Floating Point and
Logarithmic Number Systems for FPGAs. In Proceedings of the
13th Annual IEEE Symposium on Field-Programmable
Custom Computing Machines (FCCM'05), pages 181-190, Washington, DC,
USA, 2005. IEEE Computer Society. [ bib ] |
| [151] | H. Henkel. Improved Addition for the Logarithmic Number Systems.
IEEE Transactions on Acoustics, Speech and Signal Processing,
ASSP-37(2):301-303, Feb. 1989. [ bib ] |
| [152] | A. Hermanek, J. Kadlec, R. Matousek, M. Licko, and
Z. Pohl. Pipelined logarithmic 32bit ALU for celoxica DK1. In
Proceedings of Sbornik prispevku 9.rocniku konference MATLAB
2001, pages 72-80, Praha, 2001. [ bib ] |
| [153] | B. Hoefflinger, M. Selzer, and F. Warkowski. Digital
Logarithmic CMOS Multiplier for Very High Speed Signal Processing. In
Proceedings of the IEEE Custom Integrated Circuit Conference,
pages 16.7/1-16.7/5, 14-17 April 1991. [ bib ] |
| [154] | W. Neville Helmes. Composite Arithmetic: Proposal for a New
Standard. Computer, 30(3):65-73, March 1997. [ bib ] |
| [155] | W. Hongyuan and S. C. Lee. Comments on 'Sign/Logarithm
Arithmetic for FFT Implementation'. IEEE Transactions on
Computers, C-35(5):482-484, May 1986. [ bib ] |
| [156] | J. Hormigo, J. Villalba, , and M. Schulte.
Variable-Precision Exponential Evaluation. Scientific Computing,
Validated Numerics, and Interval Methods, pages 19-28, 2001. [ bib ] |
| [157] | J. Hormigo, J. Villalba, and M. Schulte. A Hardware
Algorithm for Variable-Precision Logarithm. In IEEE International
Conference on Application-Specific Systems, Architectures and
Processors, pages 215-224, Boston, 10-12 July 2000. [ bib ] |
| [158] | J. F. Hsueh and H. Y. Lo. A Decomposition Strategy for
Extending Double Precision and Reducing ROM Cost in Conversion Between
Binary and Binary Logarithm. In International Computer Symposium &
1st Workshop on Parallel Processing, National Tsing Hua
Univ., Taipei, Taiwan - Institute of Information Industry, 17-21 Dec.
1990. http://www.atip.org/ATIP/public/atip.reports.91/taiwan.html. [ bib ] |
| [159] | S. C. Huang and L. G. Chen. A LOG-EXP Still Image
Compression Chip Design. IEEE Transaction on Consumer
Electronics, 45(3):812-819, Aug. 1999. [ bib ] |
| [160] | S. C. Huang and L. G. Chen. LOG-EXP Compression System
Design and Implementation. In IEEE Symposium on Consumer
Electronics, 1998. [ bib ] |
| [161] | S. C. Huang, T. H. Chen, and L. G. Chen. A 32-bit
Logarithmic Number System Processor. Journal of VLSI Signal Processing
System for Signal, Image, and Video Technology, 14:311-319, Dec.
1996. [ bib ] |
| [162] | S. Huang, L. Chen, and T. Chen. Chip Design of a 32-bit
Logarithmic Number System. In Proceedings of the 1994 IEEE
International Symposium on Circuits and Systems, pages 167-170,
1994. [ bib ] |
| [163] | S. Huang, L. Chen, and T. Chen. Architecture Design for
LNS Unit. In National Computer Symposium, Taiwan, 1993. [ bib ] |
| [164] | S. C. Huang. Logarithmic Number System Processor for DSP
Applications. Master's thesis, National Taiwan University, 1993. [ bib ] |
| [165] | M. Hynes and D. Burton. A CMOS Digitally Controlled Audio
Attenuator for Hi-Fi Systems. Journal of Solid-State Circuits,
SC-16(1):15-20, Feb. 1981. [ bib ] |
| [166] | Interactive Machines Inc., IMI-500 graphics workstation. This firm
built graphics workstations during the 1980's. One model used in 1985, the
IMI-500, apparently used LNS to speed up graphics. Note: a full reference
will be provided when available. [ bib ] |
| [167] | G. A. Jullien, V. S. Dimitrov, B. Li, W. C.
Miller, A. Lee, and M. Ahmadi. A Hybrid DBNS Processor for DSP
Computation. In Proceedings of the 1999 IEEE Intl. Symposium on
Circuits and Systems, volume 1, pages 5-8, Orlando, USA, 30 May
- 2 June 1999. [ bib ] |
| [168] | L. A. Jurca. Some Considerations Regarding the Design of a Hybrid
Logarithmic, Floating-Point Mathematical Processor. In Symposium of
Electronics and Telecommunications, University of Timisoara, Romania,
23-24 Nov. 2000. [ bib ] |
| [169] | L. A. Jurca. Floating Point Logarithmic Arithmetic Processor.
University of Timisoara, Electronics and Telecommunications Dept.,
Romania. Date unknown. Ph.D. advisor is M. Ciugudean. Online reference:
http://www.ee.utt.ro/html/phd_ea.html. [ bib ] |
| [170] | J. Kadlec and F. Albu. Lattice for FPGAs Using Logarithmic
Arithmetic. In Electronic Engineering Design, pages 53-56, 17
July 2002.
http://www.electronicengineering.com/features/fp/OEG20020715S0017. [ bib ] |
| [171] | J. Kadlec, F. Albu, C. Softley, R. Matousek, and
A. Hermanek. RLS Lattice for Virtex FPGA Using 32-bit and 20-bit
Logaritmic Arithmic. Research report, Academy of Sciences of the Czech
Republic, Institute of Information Theory and Automation, Prague,
2001. [ bib ] |
| [172] | J. Kadlec, R. Matousek, and M. Licko. FPGA
Implementation of Logarithmic Unit Core. Research report, Academy of
Sciences of the Czech Republic, Institute of Information Theory and
Automation, Prague, 2001. [ bib ] |
| [173] | J. Kadlec, A. Hermanek, C. Softley, R. Matousek,
and M. Licko. 32-bit Logarithmic ALU for Handel C 2.1 and Celoxica
DK1. Available: http://www.celoxica.com/. [ bib ] |
| [174] | J. Kadlec, R. Matousek, A. Hermanek, and M. Licko.
LNS ALU Core for FPGA. In International Conference on Field
Programmable Logic and Applications, Villach, Austria, Aug. 27-30
2000. Available:
http://www.utia.cas.cz/idealist-east/Vilach/sld001.htm. [ bib ] |
| [175] | J. Kadlec, R. Matousek, C. Vialatte, and
J. Coleman. Port of Pascal FPGA-logarithmic-unit Simulator to
Simulink/RTW. In Proceedings of the 7th Conference MATLAB
'99, VSCHT,, pages 84-90, Praha, 1999.
Available:http://www.utia.cas.cz/idealist-east/hslapap/HSLApap.htm. [ bib ] |
| [176] | K. Kalliojärvi and J. Astola. Required Coefficient Word
Length in Floating-Point and Logarithmic Digital Filters. IEEE Signal
Processing Letters, 1(3):52-54, March 1994. [ bib ] |
| [177] | M. Kahrs. Digital Audio System Architecture. Kluwer
Academic Publishers, March 1998. Note: among the many topics covered by
this book is a description of the 13 bit LNS used in Yamaha music
synthesizers during the 1980's. [ bib ] |
| [178] | A. Kawai, T. Fukushige, J. Makino, and M. Taiji.
GRAPE-5: A Special-Purpose Computer for N-Body Simulations. PASJ:
Publ. Astron. Soc. Japan, (52):659-676, 2000. Note: this custom VLSI
hardware uses a 17-bit LNS to speed up astrophysical calculations. The
GRAPE-5 won a Gordon Bell Prize in 1999. [ bib ] |
| [179] | Faisal M. Khan, Mark A. Arnold, and William M.
Pottenger. Finite Precision Analysis of Support Vector Machine
Classification in Logarithmic Number Systems. In Proceedings of
Euromicro Symposium on Digital System Design (DSD'04), pages 254-261,
Rennes, France, 31 Aug. - 3 Sept. 2004. [ bib ] |
| [180] | S. J. Kidd. Implementation of the Sign-Logarithm Arithmetic FFT.
In Royal Signals and Radar Establishment Memorandum 3644,
Malvern, England, 1983. [ bib ] |
| [181] | N. G. Kingsbury and P. J. W. Rayner. Digital Filter
Using Logarithmic Arithmetic. Electronic Letters, 7(2):56-58,
Jan. 28 1971. [ bib ] |
| [182] | J. Kirschenbaum, I. Barak, Y. Ben-Arie, Y. Efrat,
E. Orian, S. Pan, and S. Wang. Signal Processor and Method
for Fourier Transformation. United States Patent 5,968,112, Oct. 19 1999.
Assigned to Motorola. [ bib ] |
| [183] | G. L. Kmetz. Floating Point/Logarithmic Conversion Systems.
United States Patent 4,583,180, April 15 1986. Assigned to National
Semiconductor. [ bib ] |
| [184] | G. Knittel. A Fast Logarithm Converter. In Proceedings of
7th IEEE ASIC Conference (ASIC '94), Rochester, NY,, Sept.
19 1994. [ bib ] |
| [185] | I. Koren. Computer Arithmetic Algorithms,
chapter 10, pages 237-246. MA: Brookside Court Publishers, 1998. [ bib ] |
| [186] | D. Kostopoulos. An Algorithm for Computation of Binary
Logarithms. IEEE Transactions on Computers, 40(11):1267-1270,
Nov. 1991. [ bib ] |
| [187] | A. Kostrzewski, G. Eichmann, D. H. Kim, and Y. Li.
Fast Optical Binary Multiplication Using a Sign Logarithmic Number System.
Optical Letters, 16(5):91-93, Jan. 15 1991. [ bib ] |
| [188] | R. M. Hayes R. Krishnan and P. S. Neelakanta.
Improved Techniques for Coding in Logarithmic Number System Digital
Processing. In International Conference on Acoustic, Speech, and
Signal Processing, New York, April 1988. [ bib ] |
| [189] | T. Kurokawa and T. Mizukoshi. Computer Graphics Using
Logarithmic Number Systems. IEICE Transactions, E74(2):447-451,
1991. [ bib ] |
| [190] | T. Kurokawa and T. Mizukoshi. A Fast and Simple Method for
Curve Drawing-A New Approach Using Logarithmic Number Systems. Journal
of Information Processing, 14(2):144-152, 1991. [ bib ] |
| [191] | T. Kurokawa. Error Analysis of Circle Drawing with Logarithmic
Arithmetic. IPSJ SIG Notes Computer Graphics and CAD, (54),
1991. [ bib ] |
| [192] | T. Kurokawa and T. Mizukoshi. Fast Method of Geometrical
Picture Transformation Using Logarithmic Number Systems and Its
Application for Computer Graphics. In Proceedings of the SPIE, Visual
Communications and Image Processing '90, volume 1360, pages
1479-1490, Lausanne, Switzerland, October 1-4 1990. [ bib ] |
| [193] | J. A. Payne T. Kurokawa and S. C. Lee. Error
Analysis of Recursive Digital Filters Implemented with Logarithmetic
Number Systems. IEEE Transactions on Acoustics, Speech, and Signal
Processing, ASSP-28:706-715, Dec. 1980. [ bib ] |
| [194] | T. Kurokawa. Error Analysis of Digital Filters with
Logarithmic Number System. PhD thesis, University of Oklahoma,
Norman, Oklahoma, 1978. [ bib ] |
| [195] | C. F. Kurth, K. J. Bures, P. R. Gagnon, and M. H.
Etzel. A Per-Channel, Memory-Oriented Transmultiplexer with Logarithmic
Processing. IEEE Transactions on Communications, com-30(7):July,
1982. [ bib ] |
| [196] | S. W. Kwa, G. L. Engel, and R. E. Morley. Quantization
Noise Analysis of Sign/Logarithm Data Encoders When Excited by Speech or
Sinusoidal Inputs. IEEE Transactions on Signal Processing,
48(12):3578-3581, Dec. 2000. [ bib ] |
| [197] | F. Lai. The Efficient Implementation and Analysis of a Hybrid
Number System Processor. IEEE Transactions on Circuits and Systems-II:
Analog and Digital Signal Processsing, 40(6):382-392, June 1993. [ bib ] |
| [198] | F. Lai and C. E. Wu. A Hybrid Number System Processor with
Geometric and Complex Arithmetic Capabilities. IEEE Transactions on
Computers, 40(8):952-962, Aug. 1991. [ bib ] |
| [199] | F. Lai. A 10-ns Hybrid Number System Data Execution Unit for
Digital Signal Processing. IEEE Journal of Solid-State Circuits,
26(4):590-599, April 1991. [ bib ] |
| [200] | F. Lai. Design of a 100 MHz Hybrid Number System Data Execution
Unit. In Symposium on VLSI Circuits, pages 121-122, June 7-9
1990. [ bib ] |
| [201] | F. Lai and C. E. Wu. Hybrid Number System Multiplier for
Graphics and Complex Arithmetic Applications. In 1989, editor,
Proceedings of the International Symposium on VLSI Technology, Systems
and Applications, pages 352-356, May 17-19, 1989. [ bib ] |
| [202] | U. K. Laine. On Block-Recursive Logarithmic Filterbanks. In
Proceedings of the European Signal Processing Conference (EUSIPCO
2000), volume 3, pages 1775-1778, Tampere, Finland, 5-8 Sept.
2000. [ bib ] |
| [203] | S.K. Lam, D.K. Chaudhary, and T. Srikanthan. Low Cost Logarithmic
Techniques for High Precision Computations. In Proceedings of IEEE
International Symposium on Circuits and Systems (ISCAS'03),
volume 5, pages 125-128, Bangkok, Thailand, 25-28 May 2003. [ bib ] |
| [204] | R. O. LaMaire and J. H. Lang. Performance of Digital Linear
Regulators Which Use Logarithmic Arithmetic. IEEE Transactions on
Automatic Control, AC-31(5):394-400, 1986. [ bib ] |
| [205] | R. O. LaMaire. Performance of a State Regulator Using
Logarithmetic Arithmetic. Master's thesis, Massachusetts Institute of
Technology, Cambridge, Massachusetts, 1983. [ bib ] |
| [206] | J. H. Lang, C. A. Zukowski, R. O. LaMaire, and
C. H. An. Integrated-Circuit Logarithmic Units. IEEE Transactions
on Computers, vol. C-34(5):475-483, May 1985. [ bib ] |
| [207] | J. H. Lang. On the Design of a Special-Purpose Digital
Controller. IEEE Transactions on Automatical Control,
AC-29(3):195-201, March 1984. [ bib ] |
| [208] | J. H. Lang, C. A. Zukowski, R. O. LaMaire, and
C. H. An. Integrated Circuit Logarithmic Arithmetic Units. Technical
report, MIT Tech Report, EE and CS Dept., 1983. [ bib ] |
| [209] | J. L. Lassallette, G. Lepere, and G. Rotat. Device for
Processing Logarithmic Signals and its Applications to a Frequency
Diversity Radar. United States Patent 4,531,124, July 23 1985. Assigned to
Thomson-CSF. [ bib ] |
| [210] | C. Layer, H. J. Pfleiderer, and C. Heer. A Scalable
Compact Architecture for the Computation of Integer Binary Logarithms
through Linear Approximation. In Proceedings of the 2004 International
Symposium on Circuits and Systems (ISCAS'04), volume 2, pages
421-424, Vancouver, Canada, 23-26 May 2004. [ bib ] |
| [211] | Barry Lee and Neil Burgess. A Dual-Path Logarithmic Number System
Addition/Subtraction Scheme for FPGA. In Springer-Verlag, editor,
13th International Conference on Field Programmable Logic
and Applications, volume 2778, pages 808-817, Lisbon Portugal, 1-3
Sept 2003. [ bib ] |
| [212] | Barry Lee and Neil Burgess. Some Results on Taylor-Series Function
Approximation on FPGA. In 37th Asilomar Conference on
Signals, Systems, and Computers, Pacific Grove, CA, 9-12 Sept.
2003. [ bib ] |
| [213] | B. E. Lee and Neil Burgess. A Parallel Look-up Logarithmic Number
System Addition/Subtraction Scheme for FPGA. In IEEE International
Conference on Field-Programmable Technology (FPT'03), University of
Tokyo, 15-17 Dec. 2003. [ bib ] |
| [214] | P.Lee, I. Lazzizzera, A. Zorat, A. Sartori, and
G. Tecchiolli. Advances in the Design of the TOTEM Neurochip. In
Nuclear Instruments and Methods in Physics Research, volume A
389, pages 134-137, 1997. [ bib ] |
| [215] | P. Lee. An FPGA Prototype for a Multiplierless FIR Filter Built
Using the Logarithmic Number System. In W. Moore and W. Luk,
editors, Field-Programmable Logic and Applications, pages
303-310, Berlin, 1995. Springer. [ bib ] |
| [216] | S.C. Lee and T. Migimatusu. Memory Reductions for ROM Based
Logarithmic Conversion. In Proceedings of the 24th Allerton
Conference on Communication, Control, and Computing, pages 1132-1133,
Oct. 1986. [ bib ] |
| [217] | S. C. Lee and A. D. Edgar. Addendum to 'The Focus Number
System'. IEEE Transactions on Computers, 28(9):693, Sept.
1979. [ bib ] |
| [218] | S. C. Lee and A. D. Edgar. The Focus Number System. IEEE
Transactions on Computers, 26(11):1167-1170, Nov. 1977. [ bib ] |
| [219] | Z. Leonelli. Supplément logarithmique, 1875. (Note: this booklet
was reprinted at Bourdeaux in May 1875 with a preface written by J. Hoüel,
Gauthier-Villars, Paris.). [ bib ] |
| [220] | D. M. Lewis. Complex Logarithmic Number System Arithmetic Using
High-Radix Redundant CORDIC Algorithms. In 14th IEEE
Symposium on Computer Arithmetic, pages 194-203, Adelaide, Australia,
April 1999. [ bib ] |
| [221] | D. M. Lewis. 114 MFLOPS Logarithmic Number System Arithmetic Unit
for DSP Applications. IEEE Journal of Solid-State Circuits,
30(12):1547-1553, Dec. 1995. [ bib ] |
| [222] | D. M. Lewis. 114 MFLOPS Logarithmic Number System Arithmetic Unit
for DSP Applications. In International Solid-State Circuits
Conference, pages 86-87, San Francisco, 15-17 Feb. 1995. [ bib ] |
| [223] | D. M. Lewis. Interleaved Memory Function Interpolators with
Application to an Accurate LNS Arithmetic Unit. IEEE Transactions on
Computers, 8(43):974-982, Aug. 1994. [ bib ] |
| [224] | D. M. Lewis. An Accurate LNS Arithmetic Unit Using Interleaved
Memory Function Interpolator,. In Proceedings of the 11th
Symposium on Computer Architecture, pages 2-9. IEEE Computer Society,
IEEE Press, 1993. [ bib ] |
| [225] | D. M. Lewis. An Architecture for Addition and Subtraction of Long
Word Length Numbers in the Logarithmic Number System. IEEE
Transactions on Computers, 39(11):1325-1336, Nov. 1990. [ bib ] |
| [226] | D. M. Lewis and L. K. Yu. Algorithm Design for a 30 Bit
Integrated Logarithmic Processor. In Proceedings of the 9th
Symposium on Computer Arithmetic, pages 192-199, Santa Monica,
California, 6-8 Sept. 1989. [ bib ] |
| [227] | D. M. Lewis. Hardware Accelerators for Timing Simulation of VLSI
Digital Circuits. IEEE Transactions on Computer-Aided Design,
7(11):1134-1149, Nov. 1988. [ bib ] |
| [228] | D. M. Lewis. A Hardware Engine for Analog Mode Simulation of MOS
Digital Circuits. In 22nd Design Automation
Conference, pages 345-351, 1985. [ bib ] |
| [229] | H. G. Lewis Jr. and T. M. Stiller. Digital Signal
Processing System Employing Logarithms to Multiply and Divide. United
States Patent 4,555,768, Nov. 26 1985. Assigned to RCA Corp. [ bib ] |
| [230] | H. Li, R. Muscedere, G.A. Jullien, and V. S. Dimitrov.
The Application of 2-D Logarithms to Low Power Hearing-Aid Devices. In
Proceedings of the IEEE MidWest Symposium on Circuits and
Systems, volume 3, pages 13-16, 8-11 Aug. 2002. [ bib ] |
| [231] | P. P. Li. The Serial Log Machine. Tech report #4517, Cal. Inst.
of Tech, CS Dept., May 30 1981.
http://resolver.caltech.edu/CaltechCSTR:1981.4517-tr-81. [ bib ] |
| [232] | P. P. Li. The Logarithmic Arithmetic. Tech report #3968, Cal.
Inst. of Tech, CS Dept., 1980. Note: not certain that this reference is
correct. [ bib ] |
| [233] | M. Licko, A. Hermanek, and Z. Pohl. Utilization of
Matlab for the Logarithmic Processor Development. In Proceedings of
Sbornik prispevku 9.rocniku konference MATLAB 2001, pages 222-225,
Praha, 2001. [ bib ] |
| [234] | S. E. Lloyd, S. Pan, and S. T. Wang. Computer Processor
Having a Pipelined Architecture and Method of Using Same. United States
Patent 5,771,391, June 23 1998. Assigned to Motorola (Note: although the
patent title is vague, the patent abstract clearly states that the
invention is for a LNS processor suitable for many common DSP algorithms
such as fast Fourier transforms and digital filtering.). [ bib ] |
| [235] | H. Y. Lo, H. F. Lin, and Y. Y. Ho. Logarithmic
Conversion by Four Partitioned Hybrid-ROMs. In Proceedings of the 1996
International Symposium on Parallel Architecture, Algorithms and Networks
(ISPA'96), pages 550-552, Beijing, CHINA, June 12-14 1996. [ bib ] |
| [236] | H. Y. Lo, H. F. Lin, and C. S. Wan. Hybrid ROM Strategy
(H-ROM) for Conversion Between Binary Numbers and Logarithms. Journal
of Information Science and Engineering, 10(1):51-69, March 1994. [ bib ] |
| [237] | H. Y. Lo and J. L. Chen. A hardware Generalized Algorithm
for Generating the Base-k Logarithm by Iteration. IEEE
Transactions on Computers, 36(11):1363-1367, 1987. [ bib ] |
| [238] | H. Y. Lo and Y. Aoki. Generation of a Precise Binary
Logarithm with Difference Grouping Programmable Logic Array. IEEE
Transactions on Computers, 34(8):681-691, Aug. 1985. [ bib ] |
| [239] | H. Y. Lo. Binary Logarithms for Computing Integral and Non
Integral Roots and Powers. Intl. Journal of Electronics,
40(4):357-364, 1976. [ bib ] |
| [240] | D. Lozier, M. Anuta, and P. Turner. The MasPar MP-1 as
a Computer Arithmetic Laboratory. Journal of Research of the National
Institute of Standards and Technology, 101(2), March-April 1996. [ bib ] |
| [241] | M. Lu. Arithmetic And Logic In Computer Systems. Wiley,
Feb. 2004. ISBN: 0471469459. [ bib ] |
| [242] | R. Maenner. A Fast Integer Binary Logarithm of Large Arguments.
IEEE Micro, 7(6):41-45, Dec. 1987. [ bib ] |
| [243] | J. C. Majithia and D. Levan. A Note on the Base-2 Logarithm
Computation. In Proc. IEEE, pages 1519-1520, Oct. 1973. [ bib ] |
| [244] | E. Malamas, V. Paliouras, and T. Stouraitis. Efficient
Algorithms and VLSI Architectures for Trigonometric Functions in the
Logarithmic Number System Based on the Subtraction Function. In
Proceedings of the Third IEEE International Conference on Electronics,
Circuits and Systems, pages 964-967, Rodos, Greece, Oct. 13-16
1996. [ bib ] |
| [245] | J. D. Marasa and D. W. Matula. A Simulative Study of
Correlated Error in Various Finite-Precision Arithmetics. IEEE
Transactions on Computers, 22(6):587-597, June 1973. [ bib ] |
| [246] | J. Marasa. Accumulated Arithmetic Error in Floating-Point and
Alternative Logarithmic Number Systems. Master's thesis, Washington Univ,
June 1970. [ bib ] |
| [247] | J. Marasa. An Integer Approach to Floating-Point Operations. Tech
memo #83, Computer Systems Lab, Washington Univ., Aug. 1969. [ bib ] |
| [248] | Junichiro Makino and Makoto Taiji. Scientific Simulations with
Special-Purpose Computers: The GRAPE Systems. John Wiley & Son
Ltd., Feb. 1998. ISBH:047196946X. Note: the GRAPE systems are special
purpose computers designed for astrophysical calculations. The GRAPE-1,
GRAPE-3, and GRAPE-5 models are based on LNS. The GRAPE-5 model won a
Gordon Bell Prize in 1999. [ bib ] |
| [249] | D. Marino. New Algorithms for the Approximate Evaluation in
Hardware of Binary Logarithms and Elementary Functions. IEEE
Transactions on Computers, 21(12):1416-1421, Dec. 1972. [ bib ] |
| [250] | M. N. Marsono, M. W. El-Kharashi, and F. Gebali. Binary
LNS-based Naïve Bayes Hardware Classifier for Spam Control. In IEEE
International Symposium on Circuits and Systems, pages 3674 - 3677,
Kos, Greece, 21-24 May 2006. [ bib ] |
| [251] | Rudolf Matousek, Milan Tichy, Zdenek Phol, Jiri Kadlec, Chris Softley,
and Nick Coleman. Logarithmic Number Systems and Floating-Point
Arithmetics on FPGA. In 2th International Conference on
Field Programmable Logic and Applications Montpellier, volume
LNCS-2438, La Grande-Motte, France, 2-4 Sept. 2002. Springer, Berlin. [ bib ] |
| [252] | Duncan J. McLaren. Improved Mitchell-Based Logarithmic Multiplier
for Low-power DSP Applications. Technical report, Institute for System
Level Integration, Livingston, Scotland Cadence Design Systems,
Livingston, Scotland, 2003. Sponsored By Cadence Design Systems Inc. and
the Engineering & Physical Sciences Research Council (EPSRC). [ bib ] |
| [253] | R. Mehmke. Calculs numerique. In Encyclopedia des Sciences
Mathematiques Pures et Appliques, page 351, Paris Gauthier-Villars, 5
Dec. 1908. translated by M. d'Ocagne, Jules Molk, Editor of French
edition. [ bib ] |
| [254] | R. Mehmke. Additionslogarithmen fur Complexe Grossen.
Zeitschrift fur Mathematik und Physik, 40:15-30, 1895. [ bib ] |
| [255] | J. D. Mellot, M. Lewis, F. Taylor, and
P. Coffield. ASAP - a 2D DFT VLSI Processor and Architecture. In
Proceedings of the 1996 IEEE International Conference on Acoustics,
Speech, and Signal Processing, ICASSP Part 6, pages 3280-3283,
Atlanta, Georgia, May 7-10 1996. [ bib ] |
| [256] | J. D. Mellot and M. Lewis. High-Speed VLSI DSP Systems. In
Proceedings of SPIE-The International Society for Optical
Engineering, volume 2750, pages 12-23, 1996. [ bib ] |
| [257] | S. J. Melnikoff and S. F. Quigley. Implementing log-add
algorithm in hardware. IEE Electronics Letters, (12):939-941,
June 2003. [ bib ] |
| [258] | B. A. Minch. Analysis and Synthesis of Static Translinear
Circuits. Technical Report CSL-TR-2000-1002, Computer Systems Laboratory
Cornell University, Ithaca, NY, 2000. This paper describes analog circuits
that process logarithmically encoded signals and references some digital
LNS papers. [ bib ] |
| [259] | J. N. Mitchell. Computer Multiplication and Division Using Binary
Logarithms. IEEE Trans. Electron. Comput., EC-11:512-517, Aug.
1962. [ bib ] |
| [260] | H. Monden. Exponential Function Computing Apparatus. United
States Patent 4,225,933, Sept. 30 1980. Assigned to Nippon Electric
Co. [ bib ] |
| [261] | T. M. Moore and E. C. Walters. Digital Log Computer,. United
States Patent 3,436,533, April 1 1969. Assigned to U.S. Navy. [ bib ] |
| [262] | Jr. R. E. Morley, A. M. Engebretson, G. L. Engel,
and T. J. Sullivan. Electronic Filters, Signal Conversion Apparatus,
Hearing Aids and Methods. United States Patent 5,111,419, May 5 1992.
Apparently now assigned to GN Resound of Denmark. [ bib ] |
| [263] | R. E. Morley, T. J. Sullivan, and G. L. Engel. VLSI
Based Design of a Battery-Operated Hearing Aid. In Proceedings of
Southcon/90, pages 55-59, Orlando, FL, March 20-22 1990. [ bib ] |
| [264] | R. E. Morley, G. L. Engel, T. J. Sullivan, and
S. M. Natarajan. VLSI Based Design of a Battery-Operated Digital
Hearing Aid. In ICASSP-88 Proceedings, pages 2512-2515, April
1988. [ bib ] |
| [265] | R. E. Morley, T. J. Sullivan, and G. L. Engel. A VLSI
FIR Digital Signal Processor Using Logarithmic Arithmetic. In 1988
Workshop on VLSI Signal Processing, pages 276-280, Monterey, CA,
1988. Available: http://www.ee.siue.edu/~mentor/research/VLSI.html. [ bib ] |
| [266] | J. M. Muller, A. Scherbyna, and A. Tisserand.
Semi-Logarithmic Number Systems. IEEE Transactions on Computers,
47(2):145-151, Feb. 1998. [ bib ] |
| [267] | J. M. Muller, A. Tisserand, and A. Scherbyna.
Semi-Logarithmic Number Systems. In Proceedings of the 12th
Symposium on Computer Arithmetic, pages 201-207, Bath, England, July
19-21 1995. [ bib ] |
| [268] | J. M. Muller. Une Mèthodologie du Calcul Hardware des Fonctions
Elèmentaires. Mathematical Modeling and Numerical Analysis,
20:667-695, Sept. 1986. [ bib ] |
| [269] | H. Murveit, J. Mankoski, J. Rabaey, R. Brodersen,
R. Schwartz, and A. Santos. A Large-Vocabulary Real-Time
Continuous-Speech Recognition System. In Proceedings of the IEEE
International Conference on Acoustics, Speech, and Signal Processing,
ICASSP-89, pages 789-792, Glasgow, 1989. [ bib ] |
| [270] | R. Muscedere, V. Dimitrov, G.A. Jullien, and W.C. Miller.
Efficient Techniques for Binary-to-Multidigit Multidimensional Logarithmic
Number System Conversion Using Range-Addressable Look-Up Tables. IEEE
Transactions on Computers, 54(3):257- 271, March 2005. [ bib ] |
| [271] | R. Muscedere, V. S. Dimitrov, G. A. Jullien, and
W. C. Miller. Efficient Conversion from Binary to Multi-Digit
Multidimensional Logarithmic Number Systems Using Arrays of Range
Addressable Look-Up Tables. In Proceedings of the IEEE International
Conference on Application-Specific Systems, Architectures and
Processors, pages 130-138, San Jose, CA, 17-19 July 2002. [ bib ] |
| [272] | Roberto Muscedere, Graham A. Jullien, Vassil S. Dimitrov,
and W. C. Miller. Non-linear signal processing using index calculus
DBNS arithmetic. In Proceedings SPIE Advanced Signal Processing
Algorithms, Architectures and Implementations X, volume 4116, pages
247-257, San Diego, CA, USA, Nov. 2000. [ bib ] |
| [273] | R. Muscedere, V. S. Dimitrov, G. A. Jullien, W. C.
Miller, and M. Ahmadi. On Efficient Techniques for Difficult
Operations in One and Two-digit DBNS Index Calculus. In
34th Asilomar Conference on Signals, Systems and
Computers, volume 2, pages 870-874, Pacific Grove, CA, USA, 29
Oct.-1 Nov. 2000. [ bib ] |
| [274] | John Napier. Mirifici Logarithmorum Cannon Descriptio. Oaks,
1614. [ bib ] |
| [275] | A. S. Noetzel. Interpolating Memory Function Evaluation. United
States Patent 5,068,816, Nov. 26 1991. [ bib ] |
| [276] | A. S. Noetzel. An Interpolating Memory Unit for Function
Evaluation: Analysis and Design. IEEE Transactions on Computers,,
C-38(3):377-384, March 1989. [ bib ] |
| [277] | Nell. Uber die Interpolationsrechnungen bei Grosseren
Logarithmentafeln. Zeitschrift for Vermessungswesen, 20,
1891. [ bib ] |
| [278] | Y. Neuvo and O. Vainio. Logarithmic Arithmetic in FIR
Filters. In European Conference on Circuit Theory and Design,
pages 541-544, Prague, 2-6 Sept. 1995. [ bib ] |
| [279] | S. Okumura, J. Makino, T. Ebisuzaki, T. Fukushige,
T. Ito, D. Sugimoto, E. Hashimoto, K. Tomida, and
N. Miyakawa. Highly Parallelized Special-Purpose Computer, GRAPE-3.
PASJ: Publ. Astron. Soc. Japan, (45):329-338, 1993. [ bib ] |
| [280] | I. Orginos, V. Paliouras, and T. Stouraitis. Novel
Algorithm for Multi-Operand Logarithmic Number System Addition and
Subtraction Using Polynomial Approximation. In Proceedings of the
International Symposium on Circuits and Systems, pages 1992-1995,
Seattle, Apr. 30-May 5 1995. [ bib ] |
| [281] | Vassilis Paliouras and Thanos Stouraitis. Designing CMOS Circuits
for Low Power: European Initative for Low-Power System Design,
chapter Computer Arithmetic Techniques for Low-Power Systems, pages
97-116. Kluwer Academic Publishers, Dec. 2002. ISBN: 1402072341. [ bib ] |
| [282] | V. Paliouras. Optimization of LNS Operations for Embedded Signal
Processing Applications. In Proceedings of IEEE International
Symposium on Circuits and Systems (ISCAS'02), volume 2, pages
744-747, Phoenix-Scottsdale, AZ, 26-29 May 2002. [ bib ] |
| [283] | V. Paliouras and T. Stouraitis. Low-power properties of the
Logarithmic Number System. In Proceedings of 15th Symposium
on Computer Arithmetic ARITH15, pages 229-236, Vail, CO, 11-13 June
2001. [ bib ] |
| [284] | V. Paliouras, J. Dagres, P. Tsakalides, and
T. Stouraitis. VLSI Architectures for Blind Equalization Based on
Fractional-Order Statistics. In The 8th IEEE International
Conference on Electronics, Circuits and Systems, volume 2, pages
799-802, Malta, 2-5 Sept. 2001. [ bib ] |
| [285] | V. Paliouras and T. Stouraitis. Signal Activity and Power
Consumption Reduction Using the Logarithmic Number System. In The 2001
IEEE International Symposium on Circuits and Systems, volume 2,
pages 653-656, Sydney, Australia, 6-9 May 2001. [ bib ] |
| [286] | V. Paliouras and T. Stouraitis. Logarithmic Number System
for Low-Power Arithmetic. In Proceedings of PATMOS 2000, International
Workshop on Power and Timing Modeling, Optimization and Simulation,
pages 285-294, Gottingen, Germany, 13-15 Sep. 2000. [ bib ] |
| [287] | V. Paliouras, J. Karagiannis, G. Aggouras, and
T. Stouraitis. A Very-Long Instruction Word Digital Signal Processor
Based on Logarithmic Number System. In Proceedings of International
Conference on Electronics, Circuits and Systems, volume 59-62, pages
59-63, 7-10 Sept. 1998. [ bib ] |
| [288] | V. Paliouras and T. Stouraitis. Novel Algorithm for Accurate
Logarithmic Number System Subtraction. In Proceedings of the
International Symposium on Circuits and Systems, pages 268-271,
Atlanta, 12-15 May 1996. [ bib ] |
| [289] | V. Paliouras, I. Orginos, and T. Stouraitis.
Multi-operand Logarithmic Number System Adders and Subtractors Based on
Polynomial Approximation. In Proceedings of International Conference
on Electronics, Circuits, and Systems (ICECS '94), pages 250-253,
Cairo, Dec. 1994. [ bib ] |
| [290] | S. Pan, S. L. Panchumarthi, R. Srinath, and S. T.
Wang. Method and System for Solving Linear Systems. United States Patent
6,078,938, June 20 2000. Assigned to Motorola. [ bib ] |
| [291] | S. Pan, S. T. Wang, B. E. Sigmon, K. M. Laird
S. Ma, and J. G. Toler. Apparatus Using a Logarithm Based
Processor. United States Patent 5,961,579, Oct. 5 1999. Assigned to
Motorola. [ bib ] |
| [292] | S. Pan and S. E. Lloyd. Method and System for Performing a
Convolution Operation. United States Patent 5,951,628, Sep. 14 1999.
Assigned to Motorola. [ bib ] |
| [293] | S. Pan and S. T. Wang. Logarithm/Inverse-Logarithm Converter
and Method of Using Same. United States Patent 5,941,939, Aug. 24 1999.
Assigned to Motorola. [ bib ] |
| [294] | S. Pan and S. T. Wang. Method and System for Performing an
L2 Norm Operation. United States Patent 5,936,871, Aug.10 1999.
Assigned to Motorola. [ bib ] |
| [295] | S. Pan, Y. Ben-Arie, E. Orian, I. Barak,
Y. Shapira, S. Bresticker, H. David, H. Folkman,
J. Efrat, L. Tzukerman, Z. Dahan, and D. Kolton. A 32b
64-Matrix Parallel CMOS Processor. In 1999 IEEE International
Solid-State Circuits Conference, pages 262-263, San Francisco,
California, 15-17 Feb. 1999. The abstract for this conference states: This
32b floating-point 0.35µm CMOS processor with 64-matrix parallel computing
units uses logarithm-domain nonlinear computing and SIMD/VLIW architecture
to sustain 10GFLOPS on matrix multiply, FIR filter-bank, and nonlinear
polynomials. It can be either a coprocessor or a stand-alone DSP chip with
<3W at 120MHz and 3.3V. [ bib ] |
| [296] | S. Pan and S. T. Wang. LNS-based Computer Processor and
Method of Use Thereof. United States Patent 5,798,957, Aug. 25 1998.
Assigned to Motorola. [ bib ] |
| [297] | G. Papadourakis and G. N. Bebis. The Design of a Systolic
Architecture to Implement Graphic Transformations. In Proceedings of
the 5th European Computer Conference on Advanced Computer
Technology, Reliable Systems and Applications - CompEuro '91, pages
170-175, Bologna, Italy, May 1991. [ bib ] |
| [298] | G.M. Papadourakis and H. Andre. High Speed Implementation of
Matrix Inversion Algorithms in Orthogonal Systolic Architectures. In
Proceedings of IEEE Southeastcon '88, pages 200-204, Knoxville,
Tennessee, April 1988. [ bib ] |
| [299] | G. M. Papadourakis and J. Condorodis. VLSI Design of
Processing Element for Reconfigurable Systolic Architectures Based on LNS.
In Proceedings of the 1988 International Conference on Acoustics,
Speech and Signal Processing, pages 2080-2083, New York, April 11-14
1988. [ bib ] |
| [300] | G. Papadourakis. Adaptive Optimal Filtering Using the
Logarithmic Number System. PhD thesis, Univ. of Florida, Summer
1988. [ bib ] |
| [301] | G. Papadourakis, F.J. Taylor, T. Stouraitis, and
A. Skavantzos. Logarithmic Kalman Filter. In Proceedings of the
IASTED International Symposium, pages 48-51, Paris, France, June
19-21 1985. [ bib ] |
| [302] | B. Parhami. Computer Arithmetic - Algorithms and Hardware
Designs. Oxford University Press, Oct. 8 1999. ISBN:
0-19-512583-5. [ bib ] |
| [303] | J. Payne, T. Kurokawa, and S. C. Lee. Error Analysis of
Recursive Digital Filters Implemented with Logarithmic Number Systems. In
Proceedings of the 3rd COMPSAC Conference, pages
173-178, Chicago, 6-9 Nov 1979. [ bib ] |
| [304] | L. C. Pickett. New Methods Yield Fast Functions. In Online
Symposium for Electronics Engineers, volume 1, Feb. 21 2001.
Available: http://www.osee.net/ or from Log Point Technologies, Inc. [ bib ] |
| [305] | L. C. Pickett. High Speed Logarithmic Function Generating
Apparatus. United States Patent 5,359,551, Oct. 25 1994. Assigned to Log
Point Technologies. [ bib ] |
| [306] | L. C. Pickett. Method and Apparatus for Exponential/Logarithmic
Computation. United States Patent 5,197,024, March 23 1993. [ bib ] |
| [307] | L. C. Pickett. Method and Apparatus for Generating Mathematical
Functions. United States Patent 5,184,317, Feb 2 1993. [ bib ] |
| [308] | J. A. Pineiro, M. D. Ercegovac, and J. D. Bruguera.
High-Radix Logarithm with Selection by Rounding. In Proceedings of the
IEEE International Conference on Application-Specific Systems,
Architectures and Processors, pages 101-110, San Jose, CA, 17-19 July
2002. ISBN: 0-7695-17. [ bib ] |
| [309] | A. P. Preethy and D. Radhakrishnan. Architectures for
Logarithmic Addition in Integer Rings and Galois Fields. Problems in
Applied Mathematics and Computational Intelligence, pages 23-28,
2001. [ bib ] |
| [310] | A. P. Preethy and D. Radhakrishnan. Architectures for
Logarithmic Addition in Integer Rings and Galois Fields. In WSES 2000
Conference on Algorithms Theory, Discrete Mathematics, Systems and
Control, Athens, Greece, Dec. 2001. [ bib ] |
| [311] | A. P. Preety and D. Radhakrishnan. RNS-based logarithmic
adder. In IEE Proceedings on Computers and Digital Techniques,
volume 147, pages 283-287, Jul. 2000. [ bib ] |
| [312] | A. P. Preety and D. Radhakrishnan. A 36-bit Balanced Moduli
MAC Architecture. In 42nd Midwest Symposium on Circuits and
Systems, volume 1, pages 380-383, Las Cruces, NM, Aug.
1999. [ bib ] |
| [313] | D. Radhakrishnan. Modulo Multipliers Using Polynomial Rings. In
IEEE Proceedings - Circuits, Devices and Systems, volume 145,
pages 443-445, Dec. 1998. [ bib ] |
| [314] | D. Radhakrishnan. A 32-bit Multiplier Architecture Using Galois
Fields. In The 2nd IASTED European Conference on Parallel and
Distributed Systems, pages 94-99, Vienna, Austria, July 1998. [ bib ] |
| [315] | D. Radhakrishnan and A. P. Preethy. A New Approach to Data
Conversion: Direct Analog-to-Residue Converter. In IEEE International
Conference on Acoustics, Speech and Signal Processing, volume 5,
pages 3013-3016, Seattle, WA, May 12-15 1998. This paper describes
logarithmic addition using the residue number system. [ bib ] |
| [316] | D. Radhakrishnan and Y. Yuan. Novel Approaches to the Design
of VLSI RNS Multipliers. IEEE Transactions on Circuits and
Systems, 39(1):52-57, Jan. 1992. [ bib ] |
| [317] | M. Rakijas and N. Bershad. Log Adaptive Filters - Structures
and Analysis for the Scalar Case. In IEEE International Conference on
Acoustics, Speech and Signal Processing, volume 3, pages
1493-1496, Seattle, WA, May 12-15 1998. [ bib ] |
| [318] | S. Ramaswamy and R. E. Siferd. CMOS VLSI Implementation of a
Digital Logarithmic Multiplier. In IEEE Proceedings of the National
Aerospace and Electronics Conference, volume 1, pages 291-294,
Dayton, Kentucky, May 20-23 1996. [ bib ] |
| [319] | S. Richfield. A Logarithmic Vector Processor for Neural Net
Applications. In IEEE First International Conference on Neural
Networks, pages 22-28, June 21-24 1987. [ bib ] |
| [320] | L. Rijnders, Z. Sahraoui, P. Six, and H. De Man.
Timing Optimization by Bit-Level Arithmetic Transformations. In
EURO-DAC '95 with EURO-VHDL '95, Brighton, UK, Sep. 18 1995. One
of the optimizations mentioned in this paper involves logarithmic
addition. [ bib ] |
| [321] | J. Ruan and Mark G. Arnold. Threshold Mean Larger Ratio
Motion Estimation in MPEG Encoding Using LNS. In 14th
International Workshop on Power and Timing Modeling, Optimization and
Simulation LNCS 3254, number 3254, pages 208-217, Santorini, Greece,
15-17 Sept. 2004. [ bib ] |
| [322] | J. Ruan and Mark G. Arnold. New Cost Function for Motion
Estimation in MPEG Encoding Using LNS. In International Symposium on
Optical Science SPIE Annual Meeting 2004, Denver, Colorado, 2-6
August 2004. [ bib ] |
| [323] | J. Ruan and M. Arnold. Combined LNS Adder/Subtractors for
DCT Hardware. In Proceedings of the 1st Workshop on
Embedded Systems for Real-Time Multimedia, pages 118-123, Newport
Beach CA, 3-4 Oct. 2003. [ bib ] |
| [324] | J. Ruan and Mark G. Arnold. LNS Arithmetic for MPEG Encoding
Using a Fast DCT. In Proceedings of the Work-in-Progress Session of
29th EuroMicro Conference, pages 47-48, Belek (Antalya),
Turkey, 1-6 Sept. 2003. [ bib ] |
| [325] | J. R. Sacha and M. J. Irwin. The Logarithmic Number System
for Strength Reduction in Adaptive Filtering. In International
Symposium on Low Power Electronics and Design, pages 256-261,
Monterey Convention Center, Monterey, CA, Aug. 10-12 1998. [ bib ] |
| [326] | J. R. Sacha and M. J. Irwin. Number Representations for
Reducing Switched Capacitance in Subband Coding. In International
Conference on Acoustics, Speech, and Signal Processing, pages
3125-3128, Seattle, WA, May 12-15 1998. [ bib ] |
| [327] | Jan Schier and Jiri Kadlec. Using Logarithmic Arithmetic for FPGA
Implementation of the Givens Rotations. In Sixth Baiona Workshop on
Signal Processing in Communications, 8-10 Sept. 2003.
http://www.baionaworkshop.org/program.html. [ bib ] |
| [328] | V. P. Shenoy and F.J. Taylor. Error Analysis of LMS Adaptive
Digital Filter Implemented with Logarithmic Number System. In
Proceedings of the 1984 IEEE International Conference on Acoustics,
Speech and Signal Processing, pages 30.10.1-30.10.4, March 19-21,
1984. [ bib ] |
| [329] | V. P. Shenoy and F. J. Taylor. On Short Term Autocorrelator
Implemented with Logarithmic Number System. In Proceedings of
Symposium on Circuits and System, pages 401-?, Aug. 1982. [ bib ] |
| [330] | G. L. Sicuranza. On Efficient Implementations of 2-D Digital
Filters Using Logarithmic Number Systems. IEEE Transactions on
Acoustics, Speech, and Signal Processing, ASSP-31:877-885, Aug.
1983. [ bib ] |
| [331] | G. L. Sicuranza. Fast Realisation of 2-D Digital Filters Using
Logarithmic Number Systems. Electronics Letters, 19(12):449-450,
June 9 1983. [ bib ] |
| [332] | G. L. Sicuranza. On the Accuracy of 2-D Digital Filter
Realizations Using Logarithmic Number System. In Proceedings of
ICASSP'82, pages 48-51, 1982. [ bib ] |
| [333] | G. L. Sicuranza. 2-D Digital Filters Using Logarithmic Number
Systems. Electronics Letters, 17(22):854-855, Oct. 29 1982. [ bib ] |
| [334] | K. Simons. N-Logs: A New Number Language for Scientific
Computers. Dr. Dobb’s Journal, 5(10):4-9, Dec. 1980. [ bib ] |
| [335] | J. Skog, O. Vainio, and J. Nurmi. Processor
Architecture for Logarithmic Signal Processing. In Proceedings of The
TUT Symposium on Signal Processing '94, Tampere, Finland, May 20
1994. [ bib ] |
| [336] | J. O. Smith. Logarithmic Number Systems for Digital Audio. web
page (www-ccrma.stanford.edu/~jos/log/Logarithmic_ Number_Systems.html),
Center for Computer Research in Music and Acoustics (CCRMA), Stanford
University. [ bib ] |
| [337] | R. Smith, H. Anderson, and J. E. Morris. Data
Acquisition and Analysis in a Vehicle with a Commodore PET. J. Physics
E: Sci. Instrum, 15:1114-1118, 1982. [ bib ] |
| [338] | Improvement of the logarithmic number system, July 2000. project
PSw-89 - Steinbeis Europa Zentrum. For more information, refer to
www.steinbeis-europa.de/3_4.html. [ bib ] |
| [339] | W. Steiner. Arithmetic Pipeline for Image Processing. United
States Patent 4,700,319, Oct. 13 1987. Assigned to U.S. Air Force. [ bib ] |
| [340] | A. Stolzle, S. Narayanaswamy, H. Murveit, J. M.
Rabaey, and R. W. Brodersen. Integrated Circuits for a Real-Time
Large-Vocabulary Continuous Speech Recognition System. IEEE Journal of
Solid-State Circuits, 26(1):2-11, Jan. 1991. [ bib ] |
| [341] | T. Stouraitis and V. Paliouras. Considering the Alternatives
in Low-Power Design. IEEE Circuits and Devices Magazine,
1(4):22-29, July 2001. [ bib ] |
| [342] | T. Stouraitis and C. Chen. Hybrid Signed Digit Logarithmic
Number System Processor. In IEEE Proceedings of Computers and Digital
Techniques, volume 140, pages 205-210, 1993. [ bib ] |
| [343] | T. Stouraitis. Hybrid Signed-Digit/Logarithmic Number System
Processor. United States Patent 5,097,434, March 17 1992. Assigned to Ohio
State Univ. Research Foundation. [ bib ] |
| [344] | T. Stouraitis. Hybrid Floating-Point/Logarithmic Number System
Digital Signal Processor. In Proceedings of the IEEE International
Conference on Acoustics, Speech and Signal Processing, pages
1079-1082, May 23-26 1989. [ bib ] |
| [345] | T. Stouraitis. Efficient VLSI Implementation of Logarithmic
Signal Processors. In Proceedings of the IEEE International Symposium
on Circuits and Systems, pages 1540-1543, Portland, Oregon, May 9-11
1989. [ bib ] |
| [346] | T. Stouraitis and F. J. Taylor. Floating-Point to
Logarithmic Encoder Error Analysis. IEEE Transactions on
Computers, 37(7):858-863, July 1988. [ bib ] |
| [347] | T. Stouraitis and F. J. Taylor. Analysis of Logarithmic
Number Systems Processors. IEEE Transactions on Circuits and
Systems, 35(5):519-527, May 1988. [ bib ] |
| [348] | T. Stouraitis. Logarithmic Number System Theory, Analysis,
and Design. PhD thesis, Univ. of Florida, Gainesville, Florida,
1986. [ bib ] |
| [349] | T. Stouraitis, G. M. Papadourakis, and A. Skavantzos.
An Adaptive Radix Reconfigurable Logarithmic Processor for Signal
Processing. In Proceedings of the IASTED International Symposium,
pages 333-336, Paris, France, June 19-21 1985. [ bib ] |
| [350] | S. Stroh. Ultra-Wideband: Multimedia Unplugged. IEEE
Spectrum, pages 23-27, Sept. 2003. [ bib ] |
| [351] | Rama Subramanian. Interconnect Dominant Design Methodology for DSP
Architectures - A Mixed Number System Based Approach. Technical report,
Research Thesis book published at Waran Research Foundation India (WARF),
2003. [ bib ] |
| [352] | T.J. Sullivan. Estimating the Power Consumption of Custom CMOS
Digital Signal Processing Integrated Circuits for Both the Uniform and
Logarithmic Number Systems. ESSRL-93-7, Electronic Systems and
Signals Research Laboratory, Department of Electrical Engineering,
Washington University, Saint Louis, Missouri, 1993. More recent publications are at: http://www.ee.siue.edu/~mentor/research/VLSI.html, http://www.ee.siue.edu/~mentor/research/ANA.html, http://www.ee.siue.edu/~mentor/research/DHA.html. [ bib ] |
| [353] | E. E. Swartzlander. VLSI Signal Processing, pages
102-108. Kluwer Academic Publishers, 1986. [ bib ] |
| [354] | E. E. Swartzlander, D. Chandra, T. Nagle, and
S. A. Starks. Sign/Logarithm Arithmetic for FFT Implementation.
IEEE Transactions on Computers, C-32:526-534, 1983. [ bib ] |
| [355] | Earl E. Swartzlander and Barry K. Gilbert. Arithmetic for
Ultra-High-Speed Tomography. IEEE Transactions on Computers,
29(5):341-353, 1980. [ bib ] |
| [356] | E. Swartzlander. Comment on 'The Focus Number System'. IEEE
Transactions on Computers, 28(9):693, Sept. 1979. [ bib ] |
| [357] | E. Swartzlander and B. K. Gilbert. High Speed Computerized
Tomography. In Proceedings of the Society of Photo-Optical
Instrumentation Engineers, volume 119, pages 299-306, 1977. [ bib ] |
| [358] | E. E. Swartzlander and A. G. Alexopoulos. The Sign/Logarithm
Number System. IEEE Transactions on Computers, 24(12):1238-1242,
Dec. 1975. [ bib ] |
| [359] | F. J. Taylor, R. Gill, J. Joseph, and J. Radke. A
20 Bit Logarithmic Number System Processor. IEEE Transactions on
Computers, 37:190-199, 1988. [ bib ] |
| [360] | F. J. Taylor. Hybrid Floating Point/Logarithmic Number Arithmetic
Processor. United States Patent 4,720,809, Jan. 19 1988. Assigned to Univ.
of Florida. [ bib ] |
| [361] | F. J. Taylor. Reconfigurable Binary/RNS/LNS Architecture for DSP.
In Proceedings of the 1987 International Conference on Accoustics,
Speech and Signal Processing, pages 503-506, April 6-9 1987. [ bib ] |
| [362] | F. J. Taylor. Hybrid Floating-Point Logarithmic Number System
Processor. IEEE Transactions on Circuits and Systems,
32(1):92-95, Jan. 1985. [ bib ] |
| [363] | F. J. Taylor. A Logarithmic Arithmetic Unit for Signal
Processing. In Proceedings ICASSP, pages 44.10.1-44.10.4,
1984. [ bib ] |
| [364] | F. J. Taylor. An Extended Precision Logarithmic Number System.
IEEE Transactions on Acoustics, Speech and Signal Processing,
31(1):232-234, Feb. 1983. [ bib ] |
| [365] | Torres. Encyclopedia des Sciences Mathematiques Pures et
Appliques, pages 439-440. Paris Gauthier-Villars, French edition,
Dec. 5 1908. [ bib ] |
| [366] | K.H. Tsoi, C.H. Ho, H.C. Yeung, and P.H.W. Leong. An Arithmetic
Library and its Application to the N-body Problem. In Proceedings of
the IEEE Symposium on Field-Programmable Custom Computing Machines
(FCCM), pages 68-78, Napa, CA, USA, April 20-23 2004.
http://www.cse.cuhk.edu.hk/~phwl/publications.html. [ bib ] |
| [367] | P. R. Turner and A. Feldstein. Frequency of Overflow and
Underflow Failure in Scientific Computing, 1987. Refer to
www.usna.edu/AcResearch/sumres97/MATHDEPT.htm for details. [ bib ] |
| [368] | P. R. Turner and A. Feldstein. Overflow and Underflow in
Multiplication and Division. Applied Numerical Mathematics,
(21):221-239, 1996. [ bib ] |
| [369] | P. R. Turner. Complex SLI Arithmetic: Representation, Algorithms
and Analysis. In Proceedings of the 11th Symposium on
Computer Arithmetic, pages 18-25, Windsor, Ontario, Canada, June
29-July 4 1993. [ bib ] |
| [370] | Y. Uchiyama and H. Suzuki. Electronic Musical Instrument
Forming Tones by Wave Computation. United States Patent 4,616,546, Oct. 14
1986. Assigned to Yamaha. This patent uses logarithmic arithmetic to
implement FM synthesis for Yamaha's musical synthesizers. For more
information refer to Applications of Digital Signal Processing to
Audio and Acoustics (M. Kahrs and K. Branderburg editors, Kluwer
Academic Publishers, Norwell, MA, 1998) or see
www.musemagic.com/papers/DSPworld.html. [ bib ] |
| [371] | PRO-DASP VIVA 2002, 2002. project at the Univ. of Hamburg is
developing a power efficient macro-module library for audio signal
processing. Some of the designs apparently use LNS. For more information
see
http://ima-www.informatik.uni-hamburg.de/Papers/2002/prodasp_viva_02.html. [ bib ] |
| [372] | O. Vainio and Y. Neuvo. Logarithmic Arithmetic in FIR
Filters. IEEE Transactions on Circuits and Systems,
37(8):826-827, Aug. 1986. [ bib ] |
| [373] | Richard Van Nee and Ramjee Prasad. OFDM Wireless Multimedia
Communications. Artech House Publishers, 2000. [ bib ] |
| [374] | R. vanDrunen, M. Diepenhorst, G. Poppinga, and
L. Spaanenburg. 32-bit Complex-Arithmetic Integer Logic Unit with
Dynamic Accuracy. In Proceedings of the Custom Integrated Circuits
Conference, pages 33-36, Santa Clara, 1995. [ bib ] |
| [375] | R. vanDrunen, L. Spaanenburg, P. Lucassen, J.A.G.
Nijhuis, and J.T. Udding. Arithmetic for Relative Accuracy. In
Proceedings of the 12th Symposium on Computer
Arithmetic, pages 208-209, Bath, England, July 19-21 1995. [ bib ] |
| [376] | N. Venkateswaran, Vasanth Ramesan, R. Subramanian, and
S. Praveen. A Mixed Number System Based Low Power High Performance
Arithmetic Processor for DSP Applications. In Proceedings of the
International Signal Processing Conference (ISPC'03), volume 2,
pages 421-424, Dallas, Texas, 1-3 April 2003. [ bib ] |
| [377] | V. L. Volkov and P. V. Pakshin. Logarithmic Number System in
Control Algorithms and Information Processing. Soviet Journal of
Computer and Systems Sciences, 30(1):132-138, Jan.-Feb. 1992. [ bib ] |
| [378] | B. Mertsching N. Voss. 1PRO-DASP-Using Transformations to
Implement Hardware: Macros for a Low Power Design Methodology. In
Proceedings of the 3rd VIVA-Kolloquium, Chemnitz,
2002.
http://ima-www.informatik.uni-hamburg.de/Papers/2002/prodasp_viva_02.pdf. [ bib ] |
| [379] | Panagiotis Vouzis and Mark Arnold. A Parallel Search Algorithm for
CLNS Addition Optimization. In IEEE International Symposium onCircuits
and Systems, pages 2417-2420, Kos, Greece, 21-24 May 2006. [ bib ] |
| [380] | P. Vouzis, M. G. Arnold, and V. Paliouras. Using CLNS
for FFTs in OFDM Demodulation of UWB Receivers. In The IEEE
International Sysmposim on Cicuits and Systems 2005, volume 4,
pages 3954-3957, Kobe, Japan, 23-26 May 2005. [ bib ] |
| [381] | Panayiotis Vouzis and Vassilios Paliouras. Optimal Logarithmic
Representation in Terms of SNR Behavior. In 14th
International Workshop on Power and Timing Modeling, Optimization and
Simulation LNCS 3254, number 3254, pages 760-769, Santorini, Greece,
15-17 Sept. 2004. [ bib ] |
| [382] | L. F. Wagner, W. P. Burleson, and K. S. Van Dyke.
Logarithmic calculating apparatus. United States Patent 4,852,038, July 25
1989. Assigned to VLSI Technology. [ bib ] |
| [383] | Y. Wan, M. A. Khalil, and C. L. Wey. Efficient
Conversion Algorithms for Long-Word-Length Binary Logarithmic Numbers and
Hardware Implementation. In IEEE Proceedings, Computers and Digital
Techniques, volume 146, pages 295-301, Nov 1999. [ bib ] |
| [384] | Y. Wan and C. L. Wey. Efficient Algorithms for Binary
Logarithmic Conversion and Addition. In IEEE Proceedings, Computers
and Digital Techniques, volume 146, pages 168-176, May 1999. [ bib ] |
| [385] | Y. Wan and C. L. Wey. Efficient Algorithms for Binary
Logarithmic Conversion and Addition. In Proceedings IEEE International
Symposium on Circuits and Systems, volume V, pages 233-236,
Monterey, CA,, May 1998. [ bib ] |
| [386] | A. Wang. Annals of the History of Computing, 1993. This summary
of Dr. An Wang's career gives an overview of the LOCI (LOgarithmic
Computing Instrument) desktop calculator that Wang Labs introduced in
1964. [ bib ] |
| [387] | A. Wang. Calculating Apparatus. United States Patent 3,402,285,
Sep. 17 1968. Assigned to Wang Labs. [ bib ] |
| [388] | Yan Wang, Hing Mo Lam, Chi Ying Tsui, R. S. Cheng, and
Wai Ho Mow. Low Complexity OFDM Receiver Using Log-FFT for Coded OFDM
System. In Proceedings of the 2004 International Symposium on Circuits
and Systems (ISCAS'02), volume 3, pages 445-448, Scottsdale,
Arizona, 26-29 May 2002. [ bib ] |
| [389] | Yan Wang, C.Y. Tsui, R.S. Cheng, and Wai Ho Mow. Performance
Study of OFDM Receiver Using FFT Based on Log Number System. In IEEE
Semiannual Vehicular Technology Conference (VTC’02), volume 55,
pages 1257-1259, Birmingham, Alabama, USA, 6-9 May 2002. [ bib ] |
| [390] | S. T. Wang, S. C. Ma, J. M. Richey, and S. Pan.
Method and System for Digital Beam Forming. United States Patent
5,917,447, June 29 1999. Assigned to Motorola. [ bib ] |
| [391] | M. Wazlowski, A. Smith, R. Citro, and
H. Silverman. Performing Log-Scale Addition on a Distributed Memory
MIMD Multicomputer with Reconfigurable Computing Capabilities. In
Proceedings of the 1995 International Conference on Parallel
Processing, volume 3, pages III-211 - III-214, Urbana-Champain,
Illinois, USA, Aug. 14-18 1995. [ bib ] |
| [392] | E. Wertheim, D. Zion, Y. Ben-Arie, and S. Pan.
Method and Apparatus for Log Conversion with Scaling. United States Patent
5,951,629, Sep. 14 1999. Assigned to Motorola. [ bib ] |
| [393] | T. A. Williams. Method and Apparatus for Minimizing a Memory
Table for Use with Nonlinear Monotonic Arithmetic Functions. United States
Patent 4,737,925, April 12 1988. Assigned to Motorola. [ bib ] |
| [394] | T. A. Williams. Circuit for Adding and/or Subtracting Numbers in
Logarithmic Representation. United States Patent 4,727,508, Feb. 23 1988.
Assigned to Motorola. [ bib ] |
| [395] | T. A. Williams. Logarithmic Arithmetic Logic Unit. United States
Patent 4,682,302, July 21 1987. Assigned to Motorola. [ bib ] |
| [396] | M. Z. Win and R. A. Scholtz. Impulse Radio: How It Works.
IEEE Communications Letters, 2(2):36-38, Feb. 1998. [ bib ] |
| [397] | D. Windsor and K. Rekhi. Log-Antilog Conversion for a
Digital Radar System. United States Patent 4,078,250, March 7 1978.
Assigned to the Singer Corporation. [ bib ] |
| [398] | A. Wrigley. Real-Time Ray Tracing on a Novel HDTV Framestore.
University of Cambridge, England, 1993. [ bib ] |
| [399] | S. Young, G. Evermann, D. Kershaw, G. Moore,
J. Odell, D. Ollason, V. Valtchev, and P. Woodland.
The HTK Book (for HTK Version 3.1). Cambridge University
Engeering Department, Dec. 2001. Available: http://htk.eng.cam.ac.uk/.
Note: HTK is a popular toolkit (based on a 15-bit LNS) that is widely used
by researchers to implement Hidden Markov Models for speech
recognition. [ bib ] |
| [400] | M. I. Youssef. A New Stable Second-Order Section for Recursive
Digital Filters Realized with Logarithmic Arithmetic. In
11th Mediterranean Electrotechnical Conference, MELCON
2002, pages 308-314, May 7-9 2002. [ bib ] |
| [401] | E. C. Yowell and G. Blanch. A Guide to Tables on Punched
Cards. MTAC, 5:185-202, 1951. [ bib ] |
| [402] | L. K. Yu and D. M. Lewis. A 30-bit Integrated Logarithmic
Number System Processor. IEEE Journal of Solid-State Circuits,
26(10):1433-1440, Oct. 1991. [ bib ] |
| [403] | L. Yu. Design and Implementation of a 30-bit Logarithmic Number
Processor. Master's thesis, Univ. of Toronto, Jan. 1990. [ bib ] |
| [404] | G. Zelniker and F. J. Taylor. A Reduced Complexity Finite
Field ALU. IEEE Transactions Circuits and Systems,
38(12):1571-1573, Dec. 1991. [ bib ] |
| [405] | Wenjing Zhang, G. A. Jullien, and V. S. Dimitrov. A
Programmable Base 2D-LNS MAC with Self-generated Lookup Tables. In
Proceedings of the 2004 International Symposium on Circuits and
Systems (ISCAS'04), volume 2, pages 789-792, Vancouver, Canada,
23-26 May 2004. [ bib ] |
| [406] | D. DasSarma and D. W. Matula. Faithful Bipartite ROM
Reciprocal Tables. In Proceedings of the 12th Symposium on
Computer Arithmetics, pages 17-29, Bath, England, July 19-21
1995. [ bib ] |
| [407] | H. Hassler and N. Takagi. Function Evaluation by Table
Look-up and Addition. In Proceedings of the 12th Symposium
on Computer Arithmetics, pages 10-16, Bath, England, July 19-21
1995. [ bib ] |
| [408] | D. W. Matula and D. DasSarma. Table Compression Using
Bipartite Tables. United States Patent 5,862,059, Jan. 19 1999. Assigned
to National Semiconductor. [ bib ] |
| [409] | S. Oberman. Floating Point Division and Square Root Algorithms
and Implementation in the AMD-K7 Microprocessor. In Proceedings of the
14th IEEE Symposium on Computer Arithmetic, pages 106-115,
Adelaide, Australia, April 14-16 1999. This paper references the bipartite
paper by DasSarma et al. [ bib ] |
| [410] | L. C. Pickett. New Methods Yield Fast Functions. In Online
Symposium for Electronics Engineers, volume 1, Feb. 21 2001.
Available: http://www.osee.net/ or from Log Point Technologies, Inc. [ bib ] |
| [411] | L. C. Pickett. Method and Apparatus for Generating Mathematical
Functions. United States Patent 5,184,317, Feb. 2 1993. [ bib ] |
| [412] | M. J. Schulte and J. E. Stine. Approximating Elementary
Functions with Symmetric Bipartite Tables. IEEE Transactions on
Computers, 48(8):842-847, Aug. 1999. [ bib ] |
| [413] | M. J. Schulte and James E. Stine. Symmetric Bipartite Tables
for Accurate Function Approximation. In Proceedings of the
13th IEEE Symposium on Computer Arithmetic, pages 175-183,
Asilomar, CA, July 6-9 1997.
url:http://www.cse.lehigh.edu/~caar/SBTM.html. [ bib ] |
| [414] | J. E. Stine and M. J. Schulte. The Symmetric Table Addition
Method for Accurate Function Approximation. Journal of VLSI Signal
Processing, 21(2):167-177, June 1999. [ bib ] |
This file has been generated by bibtex2html 1.79